{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T15:40:12Z","timestamp":1774021212895,"version":"3.50.1"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783031105388","type":"print"},{"value":"9783031105395","type":"electronic"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-10539-5_27","type":"book-chapter","created":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T13:05:22Z","timestamp":1657890322000},"page":"374-389","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Embedded Processor Design in FPGA by ASMD-FSMD and FSM-Single Techniques"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9174-8588","authenticated-orcid":false,"given":"Valery","family":"Salauyou","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,11,16]]},"reference":[{"issue":"11","key":"27_CR1","doi-asserted-by":"publisher","first-page":"1338","DOI":"10.1109\/43.959863","volume":"20","author":"A Hoffmann","year":"2001","unstructured":"Hoffmann, A., et al.: A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(11), 1338\u20131354 (2001)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"27_CR2","doi-asserted-by":"crossref","unstructured":"Gschwind, M., Salapura, V., Maurer D.: FPGA prototyping of a RISC processor core for embedded applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9(2), 241\u2013250 (2001)","DOI":"10.1109\/92.924027"},{"key":"27_CR3","doi-asserted-by":"crossref","unstructured":"Sun, F., et al.: A scalable synthesis methodology for application-specific processors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(11), 1175\u20131188 (2006)","DOI":"10.1109\/TVLSI.2006.886410"},{"key":"27_CR4","doi-asserted-by":"crossref","unstructured":"Sengupta, A., Sedaghat, R., Zeng, Z.: Hardware efficient design of speed optimized power stringent application specific processor. In: International Conference on Microelectronics-ICM, pp. 173\u2013176. IEEE, Marrakech (2009)","DOI":"10.1109\/ICM.2009.5418662"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Shee, S.L., et al.: Design methodology for pipelined heterogeneous multiprocessor system. In.: 44th ACM\/IEEE Design Automation Conference, pp. 811\u2013816. IEEE, San Diego (2007)","DOI":"10.1109\/DAC.2007.375276"},{"issue":"10","key":"27_CR6","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1109\/TCAD.2008.923415","volume":"27","author":"W Wolf","year":"2008","unstructured":"Wolf, W., Jerraya, A.A., Martin, G.: Multiprocessor system-on-chip (MPSoC) technology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(10), 1701\u20131713 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"27_CR7","doi-asserted-by":"crossref","unstructured":"Saptono, D., et al.: Concept and development of modular VLIW processor based on FPGA. In.: Second International Conference on Computer and Network Technology, pp. 561\u2013565. IEEE, Bangkok (2010)","DOI":"10.1109\/ICCNT.2010.107"},{"issue":"3","key":"27_CR8","doi-asserted-by":"publisher","first-page":"890","DOI":"10.1109\/TIE.2009.2028359","volume":"58","author":"ASR Oliveira","year":"2009","unstructured":"Oliveira, A.S.R., Almeida, L., de Brito Ferrari, A.: The ARPA-MT embedded SMT processor and its RTOS hardware accelerator. IEEE Trans. Ind. Electron. 58(3), 890\u2013904 (2009)","journal-title":"IEEE Trans. Ind. Electron."},{"key":"27_CR9","doi-asserted-by":"crossref","unstructured":"Psarakis, M., Apostolakis, A.: Fault tolerant FPGA processor based on runtime reconfigurable modules. In.: 17th IEEE European Test Symposium (ETS), pp. 1\u20136. IEEE, Annecy (2012)","DOI":"10.1109\/ETS.2012.6233007"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Fort, B., et al.: Automating the design of processor\/accelerator embedded systems with legup high-level synthesis. In.: 12th IEEE International Conference on Embedded and Ubiquitous Computing, pp. 120\u2013129. IEEE, Milano (2014)","DOI":"10.1109\/EUC.2014.26"},{"issue":"10","key":"27_CR11","doi-asserted-by":"publisher","first-page":"2993","DOI":"10.1109\/TPDS.2017.2701828","volume":"28","author":"C Wang","year":"2017","unstructured":"Wang, C., et al.: Service-oriented architecture on FPGA-based MPSoC. IEEE Trans. Parallel Distrib. Syst. 28(10), 2993\u20133006 (2017)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"H\u00f6ller, R., et al.: Open-source RISC-V processor IP cores for FPGAs\u2014overview and evaluation. In.: 8th Mediterranean Conference on Embedded Computing (MECO), pp. 1\u20136. IEEE, Budva (2019)","DOI":"10.1109\/MECO.2019.8760205"},{"key":"27_CR13","doi-asserted-by":"crossref","unstructured":"Johns, M., Kazmierski, T.J.: A minimal RISC-V vector processor for embedded systems. In.: Forum for Specification and Design Languages (FDL), pp. 1\u20134. IEEE, Kiel (2020)","DOI":"10.1109\/FDL50818.2020.9232940"},{"key":"27_CR14","doi-asserted-by":"crossref","unstructured":"Chen, J., et al.: Design and verification of RISC-V CPU based on HLS and UVM. In.: IEEE International Conference on Computer Science, Electronic Information Engineering and Intelligent Control Technology (CEI), pp. 659\u2013664. IEEE, Fuzhou (2021)","DOI":"10.1109\/CEI52496.2021.9574575"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Yoshiya, E., Nakanishi, T., Isshiki, T.: RTL design framework for embedded processor by using C++ description. In.: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1208\u20131211. IEEE, Virtual Conference (2021)","DOI":"10.23919\/DATE51398.2021.9473942"},{"issue":"3","key":"27_CR16","doi-asserted-by":"publisher","first-page":"466","DOI":"10.1109\/TCAD.2018.2812118","volume":"38","author":"S Tamimi","year":"2018","unstructured":"Tamimi, S., et al.: An efficient SRAM-based reconfigurable architecture for embedded processors. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(3), 466\u2013479 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"10","key":"27_CR17","doi-asserted-by":"publisher","first-page":"2670","DOI":"10.1109\/JSSC.2020.3005778","volume":"55","author":"S Jain","year":"2020","unstructured":"Jain, S., Lin, L., Alioto, M.: Processor energy-performance range extension beyond voltage scaling via drop-in methodologies. IEEE J. Solid-State Circ. 55(10), 2670\u20132679 (2020)","journal-title":"IEEE J. Solid-State Circ."},{"key":"27_CR18","doi-asserted-by":"crossref","unstructured":"Wu, D., et al.: A high-performance CNN processor based on FPGA for MobileNets. In.: 29th International Conference on Field Programmable Logic and Applications (FPL), pp. 136\u2013143. IEEE, Barcelona (2019)","DOI":"10.1109\/FPL.2019.00030"},{"issue":"4","key":"27_CR19","first-page":"973","volume":"8","author":"P Kansakar","year":"2018","unstructured":"Kansakar, P., Munir, A.: Selecting microarchitecture configuration of processors for internet of things. IEEE Trans. Emerg. Top. Comput. 8(4), 973\u2013985 (2018)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"27_CR20","volume-title":"Designing Embedded Systems with PIC Microcontrollers: Principles and Applications","author":"T Wilmshurst","year":"2006","unstructured":"Wilmshurst, T.: Designing Embedded Systems with PIC Microcontrollers: Principles and Applications. Elsevier, Oxford (2006)"},{"key":"27_CR21","unstructured":"Salauyou, V.V.: Functional block design of embedded systems on FPGA. Hotline\u2013 Telecom, Moscow, Russia (2020). (in Russian)"},{"key":"27_CR22","volume-title":"Digital Design and Computer Architecture","author":"SL Harris","year":"2013","unstructured":"Harris, S.L., Harris, D.: Digital Design and Computer Architecture, ARM Morgan Kaufmann, San Francisco (2013)","edition":"ARM"},{"key":"27_CR23","doi-asserted-by":"publisher","DOI":"10.1002\/9781118841105","volume-title":"Computer Principles and Design in Verilog HDL","author":"Y Li","year":"2015","unstructured":"Li, Y., et al.: Computer Principles and Design in Verilog HDL. Wiley, Singapore (2015)"},{"issue":"12","key":"27_CR24","doi-asserted-by":"publisher","first-page":"1336","DOI":"10.1134\/S1064226921120184","volume":"66","author":"VV Solov\u2019ev","year":"2021","unstructured":"Solov\u2019ev, V.V.: ASMD-FSMD technique in designing signal processing devices on field programmable gate arrays. J. Commun. Technol. Electron. 66(12), 1336\u20131345 (2021)","journal-title":"J. Commun. Technol. Electron."}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-10539-5_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,15]],"date-time":"2022-11-15T10:03:38Z","timestamp":1668506618000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-10539-5_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031105388","9783031105395"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-10539-5_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"16 November 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CISIM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Computer Information Systems and Industrial Management","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Barranquilla","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Colombia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cisim2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/cisim2022.wi.pb.edu.pl\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}