{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T08:41:13Z","timestamp":1770280873981,"version":"3.49.0"},"publisher-location":"Cham","reference-count":34,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783031150739","type":"print"},{"value":"9783031150746","type":"electronic"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-15074-6_1","type":"book-chapter","created":{"date-parts":[[2022,8,13]],"date-time":"2022-08-13T12:06:36Z","timestamp":1660392396000},"page":"3-27","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["High-Level Synthesis of\u00a0Digital Circuits from\u00a0Template Haskell and\u00a0SDF-AP"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3928-1658","authenticated-orcid":false,"given":"H. H.","family":"Folmer","sequence":"first","affiliation":[]},{"given":"R. de","family":"Groote","sequence":"additional","affiliation":[]},{"given":"M. J. G.","family":"Bekooij","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,8,14]]},"reference":[{"key":"1_CR1","doi-asserted-by":"publisher","unstructured":"Baaij, C.P.R.: Digital circuit in C$$\\lambda $$aSH: functional specifications and type-directed synthesis. Ph.D. thesis, University of Twente (2015). https:\/\/doi.org\/10.3990\/1.9789036538039","DOI":"10.3990\/1.9789036538039"},{"key":"1_CR2","doi-asserted-by":"publisher","unstructured":"Baaij, C., Kooijman, M., Kuper, J., Boeijink, W., Gerards, M.: Clash: structural descriptions of synchronous hardware using Haskell. In: Proceedings of the 13th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, pp. 714\u2013721. IEEE Computer Society, September 2010. https:\/\/doi.org\/10.1109\/DSD.2010.21, eemcs-eprint-18376","DOI":"10.1109\/DSD.2010.21"},{"issue":"5","key":"1_CR3","doi-asserted-by":"publisher","first-page":"1209","DOI":"10.1109\/TSP.2004.826178","volume":"52","author":"N Chandrachoodan","year":"2004","unstructured":"Chandrachoodan, N., Bhattacharyya, S.S., Liu, K.J.R.: The hierarchical timing pair model for multirate DSP applications. IEEE Trans. Sig. Process. 52(5), 1209\u20131217 (2004). https:\/\/doi.org\/10.1109\/TSP.2004.826178","journal-title":"IEEE Trans. Sig. Process."},{"key":"1_CR4","doi-asserted-by":"publisher","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for FPGAs: from prototyping to deployment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4), 473\u2013491 (2011). https:\/\/doi.org\/10.1109\/TCAD.2011.2110592","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"1_CR5","doi-asserted-by":"publisher","unstructured":"Cong, J., Zhang, Z.: An efficient and versatile scheduling algorithm based on SDC formulation. In: 2006 43rd ACM\/IEEE Design Automation Conference. pp. 433\u2013438 (2006). https:\/\/doi.org\/10.1145\/1146909.1147025","DOI":"10.1145\/1146909.1147025"},{"key":"1_CR6","doi-asserted-by":"publisher","unstructured":"Du, K., Domas, S., Lenczner, M.: A solution to overcome some limitations of SDF based models. In: 2018 IEEE International Conference on Industrial Technology (ICIT), pp. 1395\u20131400, February 2018. https:\/\/doi.org\/10.1109\/ICIT.2018.8352384","DOI":"10.1109\/ICIT.2018.8352384"},{"key":"1_CR7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.01.001","author":"K Du","year":"2019","unstructured":"Du, K., Domas, S., Lenczner, M.: Actors with stretchable access patterns. Integration (2019). https:\/\/doi.org\/10.1016\/j.vlsi.2019.01.001","journal-title":"Integration"},{"issue":"5","key":"1_CR8","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1109\/MDT.2006.134","volume":"23","author":"SA Edwards","year":"2006","unstructured":"Edwards, S.A.: The challenges of synthesizing hardware from C-like languages. IEEE Des. Test Comput. 23(5), 375\u2013386 (2006)","journal-title":"IEEE Des. Test Comput."},{"key":"1_CR9","doi-asserted-by":"publisher","unstructured":"Eker, J., et al.: Taming heterogeneity - the Ptolemy approach. Proc. IEEE 91(1), 127\u2013144 (2003). https:\/\/doi.org\/10.1109\/JPROC.2002.805829","DOI":"10.1109\/JPROC.2002.805829"},{"key":"1_CR10","doi-asserted-by":"publisher","unstructured":"Ghosal, A., et al.: Static dataflow with access patterns: semantics and analysis. In: Proceedings - Design Automation Conference (2012). https:\/\/doi.org\/10.1145\/2228360.2228479","DOI":"10.1145\/2228360.2228479"},{"key":"1_CR11","doi-asserted-by":"publisher","unstructured":"Horstmannshoff, J., Grotker, T., Meyr, H.: Mapping multirate dataflow to complex RT level hardware models, pp. 283\u2013292 (1997). https:\/\/doi.org\/10.1109\/ASAP.1997.606834","DOI":"10.1109\/ASAP.1997.606834"},{"key":"1_CR12","doi-asserted-by":"publisher","unstructured":"Horstmannshoff, J., Meyr, H.: Optimized system synthesis of complex RT level building blocks from multirate dataflow graphs. In: Proceedings 12th International Symposium on System Synthesis, pp. 38\u201343, November 1999. https:\/\/doi.org\/10.1109\/ISSS.1999.814258","DOI":"10.1109\/ISSS.1999.814258"},{"issue":"3","key":"1_CR13","doi-asserted-by":"publisher","first-page":"697","DOI":"10.1007\/s11390-020-9414-8","volume":"35","author":"L Huang","year":"2020","unstructured":"Huang, L., Li, D.-L., Wang, K.-P., Gao, T., Tavares, A.: A survey on performance optimization of high-level synthesis tools. J. Comput. Sci. Technol. 35(3), 697\u2013720 (2020). https:\/\/doi.org\/10.1007\/s11390-020-9414-8","journal-title":"J. Comput. Sci. Technol."},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing hardware from dataflow programs: an MPEG-4 simple profile decoder case study. In: 2008 IEEE Workshop on Signal Processing Systems, pp. 287\u2013292. IEEE (2008)","DOI":"10.1109\/SIPS.2008.4671777"},{"issue":"1","key":"1_CR15","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/s11265-007-0070-9","volume":"52","author":"H Jung","year":"2008","unstructured":"Jung, H., Yang, H., Ha, S.: Optimized RTL code generation from coarse-grain dataflow specification for fast HW\/SW cosynthesis. J. Sig. Process. Syst. 52(1), 13\u201334 (2008)","journal-title":"J. Sig. Process. Syst."},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Kondratyev, A., Lavagno, L., Meyer, M., Watanabe, Y.: Exploiting area\/delay tradeoffs in high-level synthesis. In: 2012 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1024\u20131029. IEEE (2012)","DOI":"10.1109\/DATE.2012.6176646"},{"issue":"5","key":"1_CR17","doi-asserted-by":"publisher","first-page":"898","DOI":"10.1109\/TCAD.2018.2834439","volume":"38","author":"S Lahti","year":"2019","unstructured":"Lahti, S., Sj\u00f6vall, P., Vanne, J., H\u00e4m\u00e4l\u00e4inen, T.D.: Are we there yet? A study on the state of high-level synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(5), 898\u2013911 (2019). https:\/\/doi.org\/10.1109\/TCAD.2018.2834439","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1_CR18","doi-asserted-by":"publisher","unstructured":"Landi, W.: Undecidability of static analysis. ACM Lett. Program. Lang. Syst. 1(4), 323\u2013337 (1992). https:\/\/doi.org\/10.1145\/161494.161501, http:\/\/portal.acm.org\/citation.cfm?doid=161494.161501","DOI":"10.1145\/161494.161501"},{"key":"1_CR19","unstructured":"Lauwereins, R., Engels, M., Ad, M., Peperstraete, J.: Rapid Prototyping of Digital Signal Processing Systems with GRAPE-II (1994)"},{"issue":"2","key":"1_CR20","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/2.347998","volume":"28","author":"R Lauwereins","year":"1995","unstructured":"Lauwereins, R., Engels, M., Ad\u00e9, M., Peperstraete, J.A.: Grape-II: a system-level prototyping environment for DSP applications. Computer 28(2), 35\u201343 (1995)","journal-title":"Computer"},{"issue":"9","key":"1_CR21","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proc. IEEE 75(9), 1235\u20131245 (1987). https:\/\/doi.org\/10.1109\/PROC.1987.13876","journal-title":"Proc. IEEE"},{"key":"1_CR22","unstructured":"Leung, M.K., Filiba, T.E., Nagpal, V.: VHDL code generation in the Ptolemy II environment. Technical report UCB\/EECS-2008-140, EECS Department, University of Berkeley (2008)"},{"issue":"2","key":"1_CR23","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/TIT.1982.1056489","volume":"28","author":"S Lloyd","year":"1982","unstructured":"Lloyd, S.: Least squares quantization in PCM. IEEE Trans. Inf. Theory 28(2), 129\u2013137 (1982). https:\/\/doi.org\/10.1109\/TIT.1982.1056489","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"5","key":"1_CR24","doi-asserted-by":"publisher","first-page":"1467","DOI":"10.1145\/186025.186041","volume":"16","author":"G Ramalingam","year":"1994","unstructured":"Ramalingam, G.: The undecidability of aliasing. ACM Trans. Program. Lang. Syst. (TOPLAS) 16(5), 1467\u20131471 (1994)","journal-title":"ACM Trans. Program. Lang. Syst. (TOPLAS)"},{"key":"1_CR25","doi-asserted-by":"publisher","unstructured":"Schafer, B.C., Wang, Z.: High-level synthesis design space exploration: past, present, and future. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(10), 2628\u20132639 (2020). https:\/\/doi.org\/10.1109\/TCAD.2019.2943570, https:\/\/ieeexplore.ieee.org\/document\/8847448\/","DOI":"10.1109\/TCAD.2019.2943570"},{"key":"1_CR26","doi-asserted-by":"publisher","unstructured":"Sen, M., Bhattacharyya, S.: Systematic exploitation of data parallelism in hardware synthesis of DSP applications. In: International Conference on Acoustics, Speech, and Signal Processing. ICASSP 2004, vol. 5, pp. 229\u2013232 (2004). https:\/\/doi.org\/10.1109\/ICASSP.2004.1327089","DOI":"10.1109\/ICASSP.2004.1327089"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Sheard, T., Peyton Jones, S.: Template meta-programming for Haskell. In: Proceedings of the 2002 Haskell Workshop, Pittsburgh, pp. 1\u201316, October 2002. https:\/\/www.microsoft.com\/en-us\/research\/publication\/template-meta-programming-for-haskell\/","DOI":"10.1145\/581690.581691"},{"key":"1_CR28","unstructured":"Siret, N., Wipliez, M., Nezan, J.F., Palumbo, F.: Generation of efficient high-level hardware code from dataflow programs. In: Design, Automation and Test in Europe (DATE), p. NC. Dresden, Germany (2012). https:\/\/hal.archives-ouvertes.fr\/hal-00763804"},{"key":"1_CR29","doi-asserted-by":"publisher","unstructured":"Sun, Z., et al.: Designing high-quality hardware on a development effort budget: a study of the current state of high-level synthesis. In: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 218\u2013225, January 2016. https:\/\/doi.org\/10.1109\/ASPDAC.2016.7428014","DOI":"10.1109\/ASPDAC.2016.7428014"},{"key":"1_CR30","unstructured":"Thavot, R., et al.: Dataflow design of a co-processor architecture for image processing, January 2008"},{"key":"1_CR31","doi-asserted-by":"publisher","unstructured":"Tripakis, S., et al.: Correct and non-defensive glue design using abstract models. In: 2011 Proceedings of the Ninth IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), pp. 59\u201368 (2011). https:\/\/doi.org\/10.1145\/2039370.2039382","DOI":"10.1145\/2039370.2039382"},{"key":"1_CR32","unstructured":"Vivado: Vitis High-Level Synthesis. https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html"},{"key":"1_CR33","doi-asserted-by":"publisher","unstructured":"Williamson, M.C., Lee, E.A.: Synthesis of parallel hardware implementations from synchronous dataflow graph specifications. In: Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1340\u20131343, November 1996. https:\/\/doi.org\/10.1109\/ACSSC.1996.599166","DOI":"10.1109\/ACSSC.1996.599166"},{"key":"1_CR34","unstructured":"Williamson, M.C.: Synthesis of parallel hardware implementations from synchronous dataflow graph specifications. Ph.D. thesis, EECS Department, University of California, Berkeley, June 1998. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/1998\/3474.html"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-15074-6_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,26]],"date-time":"2022-10-26T18:04:37Z","timestamp":1666807477000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-15074-6_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031150739","9783031150746"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-15074-6_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"14 August 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/samos-conference.com\/wp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"SoftConference","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"44","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"21","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"48% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}