{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T18:54:13Z","timestamp":1742928853253,"version":"3.40.3"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783031159213"},{"type":"electronic","value":"9783031159220"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-15922-0_7","type":"book-chapter","created":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T23:03:37Z","timestamp":1663628617000},"page":"94-108","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Reducing OpenMP to\u00a0FPGA Round-Trip Times with\u00a0Predictive Modelling"],"prefix":"10.1007","author":[{"given":"Julian","family":"Brandner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Mayer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Philippsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,9,20]]},"reference":[{"issue":"5","key":"7_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3311724","volume":"53","author":"ZA Al-Odat","year":"2020","unstructured":"Al-Odat, Z.A., Ali, M., Abbas, A., Khan, S.U.: Secure hash algorithms and the corresponding FPGA optimization techniques. ACM Comput. Surv. 53(5), 1\u201336 (2020). https:\/\/doi.org\/10.1145\/3311724. Accessed 19 May 2022","journal-title":"ACM Comput. Surv."},{"key":"7_CR2","doi-asserted-by":"publisher","unstructured":"Asano, S., Maruyama, T., Yamaguchi, Y.: Performance comparison of FPGA, GPU and CPU in image processing. In: Proceedings of the International Conference on Field Programmable Logic and Applications, pp. 126\u2013131. Prague, Czech Republic, September 2009. https:\/\/doi.org\/10.1109\/FPL.2009.5272532. Accessed 19 May 2022","DOI":"10.1109\/FPL.2009.5272532"},{"key":"7_CR3","doi-asserted-by":"publisher","unstructured":"Baldwin, B., et al.: FPGA implementations of the round two SHA-3 candidates. In: : Proceedings of the International Conference on Field Programmable Logic and Applications, pp. 400\u2013407. Milan, Italy, September 2010. https:\/\/doi.org\/10.1109\/FPL.2010.84. Accessed 19 May 2022","DOI":"10.1109\/FPL.2010.84"},{"key":"7_CR4","doi-asserted-by":"publisher","unstructured":"Bosch, J., et al.: Application acceleration on FPGAs with OmpSs@FPGA. In: Proceedings of the International Conference on Field-Programmable Technology (FPT 2018), pp. 70\u201377. Naha, Okinawa, Japan, December 2018. https:\/\/doi.org\/10.1109\/FPT.2018.00021. Accessed 19 May 2022","DOI":"10.1109\/FPT.2018.00021"},{"key":"7_CR5","doi-asserted-by":"publisher","unstructured":"Cho, M., Kim, Y.: Implementation of data-optimized FPGA-based accelerator for convolutional neural network. In: Proceedings of the International Conference on Electronics, Information, and Communication (ICEIC 2020), pp. 1\u20132. Barcelona, Spain, January 2020. https:\/\/doi.org\/10.1109\/ICEIC49074.2020.9050993. Accessed 19 May 2022","DOI":"10.1109\/ICEIC49074.2020.9050993"},{"key":"7_CR6","doi-asserted-by":"publisher","unstructured":"Evans, J.B.: Efficient FIR filter architectures suitable for FPGA implementation. IEEE Trans. Circ. Syst. II: Analog Digit. Sig. Process. 41(7), 490\u2013493 (1994). https:\/\/doi.org\/10.1109\/82.298385. Accessed 19 May 2022","DOI":"10.1109\/82.298385"},{"key":"7_CR7","doi-asserted-by":"publisher","unstructured":"Farahmand, F., Ferozpuri, A., Diehl, W., Gaj, K.: Minerva: automated hardware optimization tool. In: Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig 2017), pp. 1\u20138. Cancun, Mexico, December 2017. https:\/\/doi.org\/10.1109\/RECONFIG.2017.8279804. Accessed 19 May 2022","DOI":"10.1109\/RECONFIG.2017.8279804"},{"key":"7_CR8","doi-asserted-by":"publisher","unstructured":"Ferretti, L., Ansaloni, G., Pozzi, L.: Lattice-traversing design space exploration for high level synthesis. In: Proceedings of the International Conference on Computer Design (ICCD 2018), pp. 210\u2013217. Orlando, FL, October 2018. https:\/\/doi.org\/10.1109\/ICCD.2018.00040. Accessed 19 May 2022","DOI":"10.1109\/ICCD.2018.00040"},{"issue":"7","key":"7_CR9","doi-asserted-by":"publisher","first-page":"1994","DOI":"10.1109\/TNS.2017.2715900","volume":"64","author":"C F\u00e4rber","year":"2017","unstructured":"F\u00e4rber, C., Schwemmer, R., Machen, J., Neufeld, N.: Particle identification on an FPGA accelerated compute platform for the LHCb upgrade. IEEE Trans. Nuclear Sci. 64(7), 1994\u20131999 (2017). https:\/\/doi.org\/10.1109\/TNS.2017.2715900. Accessed on May 19, 2022","journal-title":"IEEE Trans. Nuclear Sci."},{"key":"7_CR10","doi-asserted-by":"publisher","unstructured":"Georgopoulos, K., et al.: An evaluation of Vivado HLS for efficient system design. In: Proceedings of the International Conference Symposium on Electronics in Marine (ELMAR 2016), pp. 195\u2013199. Zadar, Croatia, September 2016. https:\/\/doi.org\/10.1109\/ELMAR.2016.7731785. Accessed 19 May 2022","DOI":"10.1109\/ELMAR.2016.7731785"},{"key":"7_CR11","unstructured":"Gonz\u00e1lez, R., Sutter, G., Pati\u00f1o, H.D.: Optimized ud filtering algorithm for floating-point hardware execution. In: Proceedings of the International Conference on Information Fusion (FUSION 2014), pp. 1\u20136. Salamanca, Spain July 2014"},{"key":"7_CR12","doi-asserted-by":"publisher","unstructured":"Gramata, P., Trebatick\u1ef3, P., Gramatov\u00e1, E.: The MD5 message-digest algorithm in the XILINX FPGA. In: Proceedings of the International Workshop on Field Programmable Logic and Applications, pp. 126\u2013128. Prague, Czech Republic, September 1994. https:\/\/doi.org\/10.1007\/3-540-58419-6_79. Accessed 19 May 2022","DOI":"10.1007\/3-540-58419-6_79"},{"key":"7_CR13","doi-asserted-by":"publisher","unstructured":"Hematian, A., Chuprat, S., Manaf, A.A., Parsazadeh, N.: Zero-delay FPGA-based odd-even sorting network. In: Proceedings of IEEE Symposium on Computers Informatics (ISCI 2013), pp. 128\u2013131. Langkawi, Malaysia, April 2013. https:\/\/doi.org\/10.1109\/ISCI.2013.6612389. Accessed 19 May 2022","DOI":"10.1109\/ISCI.2013.6612389"},{"key":"7_CR14","doi-asserted-by":"publisher","unstructured":"Huthmann, J., Sommer, L., Podobas, A., Koch, A., Sano, K.: OpenMP device offloading to FPGAs using the Nymble infrastructure. In: Proceedings of the International Workshop on OpenMP (IWOMP 2020), pp. 265\u2013279. Austin, TX. September 2020. https:\/\/doi.org\/10.1007\/978-3-030-58144-2_17. Accessed 19 May 2022","DOI":"10.1007\/978-3-030-58144-2_17"},{"key":"7_CR15","doi-asserted-by":"publisher","unstructured":"Knaust, M., Mayer, F., Steinke, T.: OpenMP to FPGA Offloading Prototype using OpenCL SDK. In: Proceedings of the International Workshop on High-Level Parallel Programming Models and Supportive Environments (HIPS 2019), pp. 387\u2013390. Rio de Janeiro, Brazil, May 2019. https:\/\/doi.org\/10.1109\/IPDPSW.2019.00072. Accessed 19 May 2022","DOI":"10.1109\/IPDPSW.2019.00072"},{"key":"7_CR16","doi-asserted-by":"publisher","unstructured":"Lipu, A.R., Amin, R., Islam Mondal, M.N., Mamun, M.A.: Exploiting parallelism for faster implementation of bubble sort algorithm using FPGA. In: Proceedings of the International Conference on Electrical, Computer Telecommunication Engineering (ICECTE 2016), pp. 1\u20134. Rajshahi, Bangladesh, December 2016. https:\/\/doi.org\/10.1109\/ICECTE.2016.7879576. Accessed 19 May 2022","DOI":"10.1109\/ICECTE.2016.7879576"},{"key":"7_CR17","first-page":"1","volume":"793","author":"F Martinez Vallina","year":"2012","unstructured":"Martinez Vallina, F.: Implementing memory structures for video processing in the Vivado HLS tool. Xilinx Appl. Notes 793, 1\u20138 (2012)","journal-title":"Xilinx Appl. Notes"},{"key":"7_CR18","doi-asserted-by":"publisher","unstructured":"Mayer, F., Brandner, J., Hellmann, M., Schwarzer, J., Philippsen, M.: The ORKA-HPC compiler\u2013practical OpenMP for FPGAs. In: Proceedings of the International Workshop on Languages and Compilers for Parallel Computing (LCPC 2021). LNCS, vol. 13181, pp. 83\u201397. Springer, Newark (2022). https:\/\/doi.org\/10.1007\/978-3-030-99372-6_6. Accessed 19 May 2022","DOI":"10.1007\/978-3-030-99372-6_6"},{"key":"7_CR19","doi-asserted-by":"publisher","unstructured":"Mayer, F., Knaust, M., Philippsen, M.: OpenMP on FPGAs-a survey. In: Proceedings of the International Workshop on OpenMP (IWOMP 2019), pp. 94\u2013108. Auckland, New Zealand, August 2019. https:\/\/doi.org\/10.1007\/978-3-030-28596-8_7. Accessed 19 May 2022","DOI":"10.1007\/978-3-030-28596-8_7"},{"key":"7_CR20","doi-asserted-by":"publisher","unstructured":"McEvoy, R.P., Crowe, F.M., Murphy, C.C., Marnane, W.P.: Optimisation of the SHA-2 family of hash functions on FPGAs. In: Proceedings of IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI 2006), pp. 317\u2013322. Karlsruhe, Germany, March 2006. https:\/\/doi.org\/10.1109\/ISVLSI.2006.70. Accessed 19 May 2022","DOI":"10.1109\/ISVLSI.2006.70"},{"issue":"7","key":"7_CR21","doi-asserted-by":"publisher","first-page":"3009","DOI":"10.1109\/TSP.2007.914926","volume":"56","author":"PK Meher","year":"2008","unstructured":"Meher, P.K., Chandrasekaran, S., Amira, A.: FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic. IEEE Trans. Signal Process. 56(7), 3009\u20133017 (2008). https:\/\/doi.org\/10.1109\/TSP.2007.914926. Accessed on May 19, 2022","journal-title":"IEEE Trans. Signal Process."},{"key":"7_CR22","doi-asserted-by":"publisher","unstructured":"Mohammadi Makrani, H., et al.: Pyramid: machine learning framework to estimate the optimal timing and resource usage of a high-level synthesis design. In: 2019 29th International Conference on Field Programmable Logic and Applications (FPL 2019), pp. 397\u2013403. Barcelona, Spain, September 2019. https:\/\/doi.org\/10.1109\/FPL.2019.00069. Accessed 19 May 2022","DOI":"10.1109\/FPL.2019.00069"},{"key":"7_CR23","doi-asserted-by":"publisher","unstructured":"Nepomuceno, R., Sterle, R., Valarini, G., Pereira, M., Yviquel, H., Araujo, G.: Enabling OpenMP task parallelism on multi-FPGAs. arXiv:2103.10573 [cs.DC] (March 2021). https:\/\/doi.org\/10.1109\/FCCM51124.2021.00047. Accessed 19 May 2022","DOI":"10.1109\/FCCM51124.2021.00047"},{"key":"7_CR24","doi-asserted-by":"publisher","unstructured":"O\u2019Neal, K., Liu, M., Tang, H., Kalantar, A., DeRenard, K., Brisk, P.: HLSPredict: cross platform performance prediction for FPGA high-level synthesis. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD 2018), pp. 1\u20138. San Diego, CA, November 2018. https:\/\/doi.org\/10.1145\/3240765.3264635. Accessed 19 May 2022","DOI":"10.1145\/3240765.3264635"},{"key":"7_CR25","doi-asserted-by":"publisher","unstructured":"Park, S.Y., Meher, P.K.: Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circ. Syst. II: Exp. Briefs 61(7), 511\u2013515 (2014). https:\/\/doi.org\/10.1109\/TCSII.2014.2324418. Accessed 19 May 2022","DOI":"10.1109\/TCSII.2014.2324418"},{"key":"7_CR26","doi-asserted-by":"publisher","unstructured":"Qasaimeh, M., Denolf, K., Lo, J., Vissers, K., Zambreno, J., Jones, P.H.: Comparing energy efficiency of CPU, GPU and FPGA implementations for vision kernels. In: Proceedings IEEE International Conference on Embedded Software and Systems (ICESS 2019), pp. 1\u20138. Las Vegas, NV, June 2019. https:\/\/doi.org\/10.1109\/ICESS.2019.8782524. Accessed 19 May 2022","DOI":"10.1109\/ICESS.2019.8782524"},{"issue":"3","key":"7_CR27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2209291.2209302","volume":"17","author":"BC Schafer","year":"2012","unstructured":"Schafer, B.C., Wakabayashi, K.: Divide and conquer high-level synthesis design space exploration. ACM Trans. Des. Autom. Electron. Syst. 17(3), 1\u201319 (2012). https:\/\/doi.org\/10.1145\/2209291.2209302. Accessed on May 19, 2022","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"7_CR28","doi-asserted-by":"publisher","unstructured":"Schafer, B.C., Wang, Z.: High-level synthesis design space exploration: past, present, and future. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 39(10), 2628\u20132639 (2020). https:\/\/doi.org\/10.1109\/TCAD.2019.2943570. Accessed 19 May 2022","DOI":"10.1109\/TCAD.2019.2943570"},{"key":"7_CR29","doi-asserted-by":"publisher","unstructured":"Sommer, L., Korinth, J., Koch, A.: OpenMP device offloading to FPGA accelerators. In: Proceedings of the International Conference on Application-specific Systems, Architectures and Processors (ASAP 2017), pp. 201\u2013205. Seattle, WA, July 2017. https:\/\/doi.org\/10.1109\/ASAP.2017.7995280. Accessed 19 May 2022","DOI":"10.1109\/ASAP.2017.7995280"},{"key":"7_CR30","doi-asserted-by":"publisher","unstructured":"Ustun, E., Deng, C., Pal, D., Li, Z., Zhang, Z.: Accurate operation delay prediction for FPGA HLS using graph neural networks. In: Proceedings of the International Conference on Computer Aided Design (ICCAD 2020), pp. 1\u20139. San Diego, CA, November 2020. https:\/\/doi.org\/10.1145\/3400302.3415657. Accessed 19 May 2022","DOI":"10.1145\/3400302.3415657"},{"key":"7_CR31","doi-asserted-by":"publisher","unstructured":"Wang, K., Nurmi, J.: Using OpenCL to rapidly prototype FPGA designs. In: Proceedings of the IEEE Nordic Circuits and Systems Conference (NORCAS 2016, pp. 1\u20136. Copenhagen, Denmark, November 2016. https:\/\/doi.org\/10.1109\/NORCHIP.2016.7792907. Accessed 19 May 2022","DOI":"10.1109\/NORCHIP.2016.7792907"},{"key":"7_CR32","doi-asserted-by":"publisher","unstructured":"Zacharopoulos, G., Barbon, A., Ansaloni, G., Pozzi, L.: Machine learning approach for loop unrolling factor prediction in high level synthesis. In: Proceedings of the International Conference on High Performance Computing Simulation (HPCS 2018), pp. 91\u201397. Orleans, France, July 2018. https:\/\/doi.org\/10.1109\/HPCS.2018.00030. Accessed 19 May 2022","DOI":"10.1109\/HPCS.2018.00030"},{"key":"7_CR33","doi-asserted-by":"publisher","unstructured":"Zhao, J., Feng, L., Sinha, S., Zhang, W., Liang, Y., He, B.: COMBA: a comprehensive model-based analysis framework for high level synthesis of real applications. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD 2017), pp. 430\u2013437. Irvine, CA, November 2017. https:\/\/doi.org\/10.1109\/ICCAD.2017.8203809. Accessed 19 May 2022","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"7_CR34","doi-asserted-by":"publisher","unstructured":"Zhong, G., Prakash, A., Liang, Y., Mitra, T., Niar, S.: Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators. In: Proceedings of the International Conference on Design Automation (DAC 2016), pp. 1\u20136. Austin, TX, June 2016. https:\/\/doi.org\/10.1145\/2897937.2898040. Accessed 19 May 2022","DOI":"10.1145\/2897937.2898040"},{"key":"7_CR35","doi-asserted-by":"publisher","unstructured":"Zhong, G., Venkataramani, V., Liang, Y., Mitra, T., Niar, S.: Design space exploration of multiple loops on FPGAs using high level synthesis. In: Proceedings of the International Conference on Computer Design (ICCD 2014), pp. 456\u2013463. Seoul, South Korea, October 2014. https:\/\/doi.org\/10.1109\/ICCD.2014.6974719. Accessed 19 May 2022","DOI":"10.1109\/ICCD.2014.6974719"}],"container-title":["Lecture Notes in Computer Science","OpenMP in a Modern World: From Multi-device Support to Meta Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-15922-0_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T23:04:17Z","timestamp":1663628657000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-15922-0_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031159213","9783031159220"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-15922-0_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"20 September 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IWOMP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on OpenMP","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Chattanooga, TN","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 September 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 September 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iwomp2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.iwomp.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"13","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"85% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4.76","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.8","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}