{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T18:31:57Z","timestamp":1769193117525,"version":"3.49.0"},"publisher-location":"Cham","reference-count":0,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783031160264","type":"print"},{"value":"9783031160271","type":"electronic"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-16027-1","type":"book","created":{"date-parts":[[2022,11,24]],"date-time":"2022-11-24T22:27:36Z","timestamp":1669328856000},"source":"Crossref","is-referenced-by-count":2,"title":["Logic Synthesis for VLSI-Based Combined Finite State Machines"],"prefix":"10.1007","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[]},{"given":"Kamil","family":"Mielcarek","sequence":"additional","affiliation":[]},{"given":"Ma\u0142gorzata","family":"Mazurkiewicz","sequence":"additional","affiliation":[]},{"given":"El\u017cbieta","family":"Kawecka","sequence":"additional","affiliation":[]}],"member":"297","container-title":["Lecture Notes in Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-16027-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-16027-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,24]],"date-time":"2022-11-24T22:40:00Z","timestamp":1669329600000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-16027-1"}},"subtitle":["Synthesis Targeting ASICs, CPLDs and FPGAs"],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031160264","9783031160271"],"references-count":0,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-16027-1","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"value":"1876-1100","type":"print"},{"value":"1876-1119","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}