{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T06:40:20Z","timestamp":1743057620674,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783031160776"},{"type":"electronic","value":"9783031160783"}],"license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-16078-3_36","type":"book-chapter","created":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:16:25Z","timestamp":1661991385000},"page":"527-542","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["FPGA Implementation of\u00a0a\u00a0Custom Floating-Point Library"],"prefix":"10.1007","author":[{"given":"Nelson","family":"Campos","sequence":"first","affiliation":[]},{"given":"Eran","family":"Edirisinghe","sequence":"additional","affiliation":[]},{"given":"Shaheen","family":"Fatima","sequence":"additional","affiliation":[]},{"given":"Slava","family":"Chesnokov","sequence":"additional","affiliation":[]},{"given":"Alexis","family":"Lluis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,9,1]]},"reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"Alachiotis, N., Stamatakis, A.: Efficient floating-point logarithm unit for FPGAs. In: 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), pp. 1\u20138. IEEE (2010)","DOI":"10.1109\/IPDPSW.2010.5470752"},{"key":"36_CR2","unstructured":"Altera. Floating-Point IP Cores User Guide. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug_altfp_mfug.pdf"},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"Bailey, D.G.: Image processing using FPGAs (2019)","DOI":"10.3390\/jimaging5050053"},{"issue":"2","key":"36_CR4","doi-asserted-by":"publisher","first-page":"643","DOI":"10.1016\/S1053-8119(03)00406-3","volume":"20","author":"M Bosc","year":"2003","unstructured":"Bosc, M., Heitz, F., Armspach, J.-P., Namer, I., Gounot, D., Rumbach, L.: Automatic change detection in multimodal serial MRI: application to multiple sclerosis lesion evolution. Neuroimage 20(2), 643\u2013656 (2003)","journal-title":"Neuroimage"},{"key":"36_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1007\/978-3-030-79025-7_22","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"N Campos","year":"2021","unstructured":"Campos, N., Chesnokov, S., Edirisinghe, E., Lluis, A.: FPGA implementation of custom floating-point logarithm and division. In: Derrien, S., Hannig, F., Diniz, P.C., Chillet, D. (eds.) ARC 2021. LNCS, vol. 12700, pp. 295\u2013304. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-79025-7_22"},{"issue":"9","key":"36_CR6","doi-asserted-by":"publisher","first-page":"2859","DOI":"10.1109\/JSEN.2012.2203957","volume":"12","author":"T-J Chen","year":"2012","unstructured":"Chen, T.-J., et al.: High definition image pre-processing system for multi-stripe satellites\u2019 image sensors. IEEE Sens. J. 12(9), 2859\u20132865 (2012)","journal-title":"IEEE Sens. J."},{"issue":"8","key":"36_CR7","doi-asserted-by":"publisher","first-page":"745","DOI":"10.1109\/TPAMI.2000.868676","volume":"22","author":"RT Collins","year":"2000","unstructured":"Collins, R.T., Lipton, A.J., Kanade, T.: Introduction to the special section on video surveillance. IEEE Trans. Pattern Anal. Mach. Intell. 22(8), 745\u2013746 (2000)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"36_CR8","doi-asserted-by":"crossref","unstructured":"De Dinechin, F., Joldes, M., Pasca, B., Revy, G.: Multiplicative square root algorithms for FPGAs. In: 2010 International Conference on Field Programmable Logic and Applications, pp. 574\u2013577. IEEE (2010)","DOI":"10.1109\/FPL.2010.112"},{"issue":"4","key":"36_CR9","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MDT.2011.44","volume":"28","author":"F De Dinechin","year":"2011","unstructured":"De Dinechin, F., Pasca, B.: Designing custom arithmetic data paths with FloPoCo. IEEE Des. Test Comput. 28(4), 18\u201327 (2011)","journal-title":"IEEE Des. Test Comput."},{"key":"36_CR10","doi-asserted-by":"crossref","unstructured":"De Ruijsscher, B., Gaydadjiev, G.N., Lichtenauer, J., Hendriks, E.: FPGA accelerator for real-time skin segmentation. In: Proceedings of the 2006 IEEE\/ACM\/IFIP Workshop on Embedded Systems for Real Time Multimedia, pp. 93\u201397. IEEE Computer Society (2006)","DOI":"10.1109\/ESTMED.2006.321280"},{"key":"36_CR11","unstructured":"Detrey, J., de Dinechin, F.: A parameterized floating-point exponential function for FPGAs. In: Proceedings of 2005 IEEE International Conference on Field-Programmable Technology, 2005, pp. 27\u201334. IEEE (2005)"},{"key":"36_CR12","unstructured":"Interfacing FT2232H Hi-Speed Devices. Application note an_114 interfacing FT2232H hi-speed devices to SPI bus (2012)"},{"key":"36_CR13","doi-asserted-by":"crossref","unstructured":"Jain, V.K., Lin, L.: Square-root, reciprocal, sine\/cosine, arctangent cell for signal and image processing. In: Proceedings of ICASSP\u201994. IEEE International Conference on Acoustics, Speech and Signal Processing, vol. 2, pp. II-521. IEEE (1994)","DOI":"10.1109\/ICASSP.1994.389604"},{"key":"36_CR14","doi-asserted-by":"crossref","unstructured":"Karlstrom, P., Ehliar, A., Liu, D.: High performance, low latency FPGA based floating point adder and multiplier units in a virtex 4. In: 2006 NORCHIP, pp. 31\u201334. IEEE (2006)","DOI":"10.1109\/NORCHP.2006.329238"},{"issue":"10","key":"36_CR15","doi-asserted-by":"publisher","first-page":"2198","DOI":"10.1109\/TIP.2009.2025008","volume":"18","author":"H Kirshner","year":"2009","unstructured":"Kirshner, H., Porat, M.: On the role of exponential splines in image interpolation. IEEE Trans. Image Process. 18(10), 2198\u20132208 (2009)","journal-title":"IEEE Trans. Image Process."},{"issue":"12","key":"36_CR16","doi-asserted-by":"publisher","first-page":"2031","DOI":"10.1109\/TC.2017.2703923","volume":"66","author":"M Langhammer","year":"2017","unstructured":"Langhammer, M., Pasca, B.: Single precision logarithm and exponential architectures for hard floating-point enabled FPGAs. IEEE Trans. Comput. 66(12), 2031\u20132043 (2017)","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"36_CR17","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TC.2007.70847","volume":"57","author":"D-U Lee","year":"2008","unstructured":"Lee, D.-U., Cheung, R., Luk, W., Villasenor, J.: Hardware implementation trade-offs of polynomial approximations and interpolations. IEEE Trans. Comput. 57(5), 686\u2013701 (2008)","journal-title":"IEEE Trans. Comput."},{"key":"36_CR18","unstructured":"MathWorks. You don\u2019t always need to convert to fixed point for FPGA or ASIC deployment. http:\/\/uk.mathworks.com\/company\/newsletters\/articles\/you-dont-always-need-to-convert-to-fixed-point-for-fpga-or-asic-deployment.html. Accessed 23 Dec 2020"},{"issue":"8","key":"36_CR19","doi-asserted-by":"publisher","first-page":"2563","DOI":"10.1109\/JSEN.2017.2669921","volume":"17","author":"DJ Pagliari","year":"2017","unstructured":"Pagliari, D.J., Macii, E., Poncino, M.: Zero-transition serial encoding for image sensors. IEEE Sens. J. 17(8), 2563\u20132571 (2017)","journal-title":"IEEE Sens. J."},{"issue":"3","key":"36_CR20","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1109\/TIP.2004.838698","volume":"14","author":"RJ Radke","year":"2005","unstructured":"Radke, R.J., Andra, S., Al-Kofahi, O., Roysam, B.: Image change detection algorithms: a systematic survey. IEEE Trans. Image Process. 14(3), 294\u2013307 (2005)","journal-title":"IEEE Trans. Image Process."},{"key":"36_CR21","doi-asserted-by":"crossref","unstructured":"Renczes, B., Koll\u00e1r, I.: Roundoff errors in the evaluation of the cost function in sine wave based ADC testing. In: 20th IMEKO TC4 International Symposium and 18th International Workshop on ADC Modelling and Testing, pp. 15\u201317 (2014)","DOI":"10.21014\/acta_imeko.v4i3.289"},{"key":"36_CR22","unstructured":"Siahaan, V., Sianipar, R.H.: LEARNING PyQt5: A Step by Step Tutorial to Develop MySQL-Based Applications. Sparta Publishing (2019)"},{"key":"36_CR23","unstructured":"Synopsys, Inc., DesignWare Developers Guide. https:\/\/venividiwiki.ee.virginia.edu\/mediawiki\/images\/7\/78\/Dw_developers_guide.pdf"},{"issue":"7","key":"36_CR24","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1109\/34.598236","volume":"19","author":"CR Wren","year":"1997","unstructured":"Wren, C.R., Azarbayejani, A., Darrell, T., Pentland, A.P.: Pfinder: real-time tracking of the human body. IEEE Trans. Pattern Anal. Mach. Intell. 19(7), 780\u2013785 (1997)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"36_CR25","unstructured":"Xilinx. LogiCORE IP Floating-Point Operator v7.0. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/floating_point\/v7_0\/pg060-floating-point.pdf"},{"key":"36_CR26","doi-asserted-by":"crossref","unstructured":"Yu, C.W., Lamoureux, J., Wilton, S.J.E., Leong, P.H.W., Luk, W.: The coarse-grained\/fine-grained logic interface in FPGAs with embedded floating-point arithmetic units. In: 2008 4th Southern Conference on Programmable Logic, pp. 63\u201368. IEEE (2008)","DOI":"10.1109\/SPL.2008.4547733"}],"container-title":["Lecture Notes in Networks and Systems","Intelligent Systems and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-16078-3_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,3]],"date-time":"2024-10-03T01:32:53Z","timestamp":1727919173000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-16078-3_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,1]]},"ISBN":["9783031160776","9783031160783"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-16078-3_36","relation":{},"ISSN":["2367-3370","2367-3389"],"issn-type":[{"type":"print","value":"2367-3370"},{"type":"electronic","value":"2367-3389"}],"subject":[],"published":{"date-parts":[[2022,9,1]]},"assertion":[{"value":"1 September 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IntelliSys","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Proceedings of SAI Intelligent Systems Conference","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Amsterdam","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"The Netherlands","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 September 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 September 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"intellisys2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/saiconference.com\/IntelliSys","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}