{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T18:36:15Z","timestamp":1742927775986,"version":"3.40.3"},"publisher-location":"Cham","reference-count":32,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031168178"},{"type":"electronic","value":"9783031168185"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-16818-5_10","type":"book-chapter","created":{"date-parts":[[2022,9,28]],"date-time":"2022-09-28T07:07:51Z","timestamp":1664348871000},"page":"205-224","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A First Approach in\u00a0Using Super-Steep-Subthreshold-Slope Field-Effect Transistors in\u00a0Ultra-Low Power Analog Design"],"prefix":"10.1007","author":[{"given":"Matthieu","family":"Couriol","sequence":"first","affiliation":[]},{"given":"Patsy","family":"Cadareanu","sequence":"additional","affiliation":[]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,9,22]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Natarajan, S., et al.: A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $$\\upmu \\text{m}^2$$ SRAM cell size. In: IEEE IEDM, pp. 3.7.1\u20133.7.3 (2014)","DOI":"10.1109\/IEDM.2014.7046976"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Sze, S.M., Ng, K.K.: Physics of Semiconductor Devices, 3rd edn. (2006)","DOI":"10.1002\/0470068329"},{"issue":"5","key":"10_CR3","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1016\/j.microrel.2014.02.002","volume":"54","author":"S Datta","year":"2014","unstructured":"Datta, S., et al.: Tunnel FET technology: a reliability perspective. Microelectron. Reliab. 54(5), 861\u2013874 (2014)","journal-title":"Microelectron. Reliab."},{"key":"10_CR4","unstructured":"Kam, H., et al.: A new Nano-electromechanical Field Effect Transistor (NEMFET) design for low-power electronics. In: IEEE IEDM, pp. 463\u2013466 (2005)"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Lu, Z., et al.: Realizing super-steep subthreshold slope with conventional FDSOI CMOS at low-bias voltages. In: IEEE IEDM, pp. 16.6.1\u201316.6.3 (2010)","DOI":"10.1109\/IEDM.2010.5703377"},{"issue":"10","key":"10_CR6","first-page":"2851","volume":"61","author":"J Zhang","year":"2014","unstructured":"Zhang, J., et al.: Configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire FETs. IEEE TCAS 61(10), 2851\u20132861 (2014)","journal-title":"IEEE TCAS"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Giacomin, E., et al.: Low-power multiplexer designs using three-independent-gate field effect transistors. In: IEEE\/ACM NanoArch, Newport, RI, USA, 25\u201326 July 2017 (2017)","DOI":"10.1109\/NANOARCH.2017.8053723"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Zhang, J., et al.: A Schottky-barrier silicon FinFET with 6.0 mV\/dec subthreshold slope over 5 decades of current. In: IEEE IEDM, pp. 13.4.1\u201313.4.4 (2014)","DOI":"10.1109\/IEDM.2014.7047045"},{"issue":"5","key":"10_CR9","doi-asserted-by":"publisher","first-page":"907","DOI":"10.1109\/TITB.2012.2188412","volume":"16","author":"T-H Tsai","year":"2012","unstructured":"Tsai, T.-H., et al.: Low-power analog integrated circuits for wireless ECG acquisition systems. IEEE Trans. Inf. Technol. Biomed. 16(5), 907\u2013917 (2012)","journal-title":"IEEE Trans. Inf. Technol. Biomed."},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Harpe, P., et al.: A 3 nW signal-acquisition IC integrating an amplifier with 2.1 NEF and a 1.5 fJ\/conv-step ADC. In: ISSCC 2015\/Session 21\/Innovative Personalized Biomedical Systems\/21.2 (2015)","DOI":"10.1109\/ISSCC.2015.7063086"},{"issue":"1","key":"10_CR11","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/JBHI.2017.2733549","volume":"22","author":"D Fan","year":"2018","unstructured":"Fan, D., et al.: EHDC: an energy harvesting modeling and profiling platform for body sensor networks. IEEE J. Biomed. Health Inform. 22(1), 33\u201339 (2018)","journal-title":"IEEE J. Biomed. Health Inform."},{"issue":"2","key":"10_CR12","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/JETCAS.2016.2547778","volume":"6","author":"T-K Chien","year":"2016","unstructured":"Chien, T.-K., et al.: Low-power MCU with embedded ReRAM buffers as sensor hub for IoT applications. IEEE J. Emerg. Sel. Top. Circuits Syst. 6(2), 247\u2013257 (2016)","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"issue":"7","key":"10_CR13","doi-asserted-by":"publisher","first-page":"1970","DOI":"10.1109\/JSSC.2019.2912307","volume":"54","author":"A Pullini","year":"2019","unstructured":"Pullini, A., et al.: Mr. Wolf: an energy-precision scalable parallel ultra low power SoC for IoT edge processing. IEEE J. Solid-State Circuits 54(7), 1970\u20131981 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"10_CR14","doi-asserted-by":"publisher","first-page":"1196","DOI":"10.1109\/JSSC.2007.897157","volume":"42","author":"N Verma","year":"2007","unstructured":"Verma, N., et al.: An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes. IEEE J. Solid-State Circuits 42(6), 1196\u20131205 (2007)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"10_CR15","doi-asserted-by":"publisher","first-page":"477","DOI":"10.1109\/TCSI.2018.2859837","volume":"66","author":"W Mao","year":"2019","unstructured":"Mao, W., et al.: A low power 12-bit 1-kS\/s SAR ADC for biomedical signal processing. IEEE Trans. Circuits Syst.-I: Regul. Pap. 66(2), 477\u2013488 (2019)","journal-title":"IEEE Trans. Circuits Syst.-I: Regul. Pap."},{"key":"10_CR16","volume-title":"Analog Integrated Circuit Design","author":"TC Carusone","year":"2012","unstructured":"Carusone, T.C., et al.: Analog Integrated Circuit Design. Wiley, Hoboken (2012)"},{"key":"10_CR17","volume-title":"Analog Design Essentials","author":"WMC Sansen","year":"2007","unstructured":"Sansen, W.M.C., et al.: Analog Design Essentials, vol. 859. Springer, New York (2007)"},{"issue":"7","key":"10_CR18","doi-asserted-by":"publisher","first-page":"1597","DOI":"10.1109\/TCSI.2009.2034233","volume":"57","author":"M Alioto","year":"2010","unstructured":"Alioto, M.: Understanding DC behavior of subthreshold CMOS logic through closed-form analysis. IEEE Trans. Circuits Syst. I Regul. Pap. 57(7), 1597\u20131607 (2010). https:\/\/doi.org\/10.1109\/TCSI.2009.2034233","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"De Marchi, M., et al.: Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs. In: IEEE IEDM, pp. 1\u20134 (2012)","DOI":"10.1109\/IEDM.2012.6479004"},{"issue":"2","key":"10_CR20","doi-asserted-by":"publisher","first-page":"1704","DOI":"10.1021\/acsnano.6b07531","volume":"11","author":"J Trommer","year":"2017","unstructured":"Trommer, J., et al.: Enabling energy efficiency and polarity control in germanium nanowire transistors by individually gated nanojunctions. ACS Nano 11(2), 1704\u20131711 (2017)","journal-title":"ACS Nano"},{"key":"10_CR21","volume-title":"The Art of Analog Layout","author":"A Hastings","year":"2001","unstructured":"Hastings, A., et al.: The Art of Analog Layout. Prentice-Hall, Englewood Cliffs (2001)"},{"key":"10_CR22","doi-asserted-by":"publisher","first-page":"1737","DOI":"10.1109\/4.45013","volume":"24","author":"S Mallya","year":"1989","unstructured":"Mallya, S., et al.: Design procedures for a fully differential folded-cascode CMOS operational amplifiers. IEEE J. Solid-State Circuits 24, 1737\u20131740 (1989)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"10_CR23","doi-asserted-by":"publisher","first-page":"1043","DOI":"10.1109\/JSSC.2012.2185338","volume":"47","author":"H Gao","year":"2012","unstructured":"Gao, H., et al.: HermesE: a 96-channel full data rate direct neural interface in 0.13 $$\\upmu $$m CMOS. IEEE J. Solid-State Circuits 47(4), 1043\u20131055 (2012). https:\/\/doi.org\/10.1109\/JSSC.2012.2185338","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"10_CR24","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/JSSC.1987.1052869","volume":"22","author":"MSJ Steyaert","year":"1987","unstructured":"Steyaert, M.S.J., Sansen, W.M.C.: A micropower low-noise monolithic instrumentation amplifier for medical purposes. IEEE J. Solid-State Circuits 22(6), 1163\u20131168 (1987). https:\/\/doi.org\/10.1109\/JSSC.1987.1052869","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10_CR25","doi-asserted-by":"publisher","first-page":"1522","DOI":"10.3390\/electronics10131522","volume":"10","author":"S Simmich","year":"2021","unstructured":"Simmich, S., Bahr, A., Rieger, R.: Noise efficient integrated amplifier designs for biomedical applications. Electronics 10, 1522 (2021). https:\/\/doi.org\/10.3390\/electronics10131522","journal-title":"Electronics"},{"key":"10_CR26","doi-asserted-by":"crossref","unstructured":"Horestani, F.K., Eshghi, M., Yazdchi, M.: An ultra-low power amplifier for wearable and implantable electronic devices. Microelectron. Eng. 216, 111054 (2019). ISSN 0167-9317","DOI":"10.1016\/j.mee.2019.111054"},{"issue":"6","key":"10_CR27","doi-asserted-by":"publisher","first-page":"958","DOI":"10.1109\/JSSC.2003.811979","volume":"38","author":"RR Harrison","year":"2003","unstructured":"Harrison, R.R., Charles, C.: A low-power low-noise CMOS amplifier for neural recording applications. IEEE J. Solid-State Circuits 38(6), 958\u2013965 (2003). https:\/\/doi.org\/10.1109\/JSSC.2003.811979","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10_CR28","unstructured":"IEEE. IEEE Standard C95.1. 1999. Standard for Safety Levels With Respect to Human Exposure to Radio Frequency Electromagnetic Fields, 3 kHz to 300 GHz"},{"key":"10_CR29","doi-asserted-by":"crossref","unstructured":"Wolf, P.D., Reichert, W.M.: Thermal considerations for the design of an implanted cortical brain-machine interface (BMI). In: Indwelling Neural Implants: Strategies for Contending with the In Vivo Environment, pp. 33\u201338 (2008)","DOI":"10.1201\/9781420009309.ch3"},{"key":"10_CR30","doi-asserted-by":"publisher","unstructured":"Chae, M.S., Yang, Z., Yuce, M.R., Hoang, L., Liu, W.: A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter. IEEE Trans. Neural Syst. Rehabil. Eng. 17(4), 312\u2013321 (2009). https:\/\/doi.org\/10.1109\/TNSRE.2009.2021607. PMID: 19435684","DOI":"10.1109\/TNSRE.2009.2021607"},{"key":"10_CR31","doi-asserted-by":"publisher","unstructured":"Charvet, G., et al.: A wireless 64-channel ECoG recording Electronic for implantable monitoring and BCI applications: WIMAGINE. In: 2012 Annual International Conference of the IEEE Engineering in Medicine and Biology Society, pp. 783\u2013786 (2012). https:\/\/doi.org\/10.1109\/EMBC.2012.6346048","DOI":"10.1109\/EMBC.2012.6346048"},{"key":"10_CR32","doi-asserted-by":"publisher","unstructured":"Couriol, M., Cadareanu, P., Giacomin, E., Gaillardon, P.-E.: A novel high-gain amplifier circuit using super-steep-subthreshold-slope field-effect transistors. In: 2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136 (2021). https:\/\/doi.org\/10.1109\/VLSI-SoC53125.2021.9606989","DOI":"10.1109\/VLSI-SoC53125.2021.9606989"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Technology Advancement on SoC Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-16818-5_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,4]],"date-time":"2024-10-04T20:51:50Z","timestamp":1728075110000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-16818-5_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031168178","9783031168185"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-16818-5_10","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"22 September 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 October 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc.github.io\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}