{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:23:52Z","timestamp":1751095432763,"version":"3.40.3"},"publisher-location":"Cham","reference-count":75,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031168178"},{"type":"electronic","value":"9783031168185"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-16818-5_9","type":"book-chapter","created":{"date-parts":[[2022,9,28]],"date-time":"2022-09-28T07:07:51Z","timestamp":1664348871000},"page":"175-203","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["END-TRUE: Emerging Nanotechnology-Based Double-Throughput True Random Number Generator"],"prefix":"10.1007","author":[{"given":"Shubham","family":"Rai","sequence":"first","affiliation":[]},{"given":"Nishant","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Abhiroop","family":"Bhattacharjee","sequence":"additional","affiliation":[]},{"given":"Ansh","family":"Rupani","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Raitza","sequence":"additional","affiliation":[]},{"given":"Jens","family":"Trommer","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Mikolajick","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,9,22]]},"reference":[{"doi-asserted-by":"publisher","unstructured":"Bhunia, S., Tehranipoor, M.: Hardware security primitives, chapter 12. In: Hardware Security, pp. 311\u2013345. Morgan Kaufmann (2019). https:\/\/doi.org\/10.1016\/B978-0-12-812477-2.00017-4, http:\/\/www.sciencedirect.com\/science\/article\/pii\/B9780128124772000174. ISBN 978-0-12-812477-2","key":"9_CR1","DOI":"10.1016\/B978-0-12-812477-2.00017-4"},{"doi-asserted-by":"publisher","unstructured":"Bi, Y., et al.: Enhancing hardware security with emerging transistor technologies. In: Proceedings of the 26th Edition on Great Lakes Symposium on VLSI. GLSVLSI\u201916. pp. 305\u2013310. ACM, Boston, Massachusetts (2016). https:\/\/doi.org\/10.1145\/2902961.2903041, http:\/\/doi.acm.org\/10.1145\/2902961.2903041. ISBN 978-1-4503-4274-2","key":"9_CR2","DOI":"10.1145\/2902961.2903041"},{"doi-asserted-by":"publisher","unstructured":"Bi, Y., et al.: Leveraging emerging technology for hardware security - case study on silicon nanowire FETs and graphene SymFETs. In: 2014 IEEE 23rd Asian Test Symposium, pp. 342\u2013347 (2014). https:\/\/doi.org\/10.1109\/ATS.2014.69","key":"9_CR3","DOI":"10.1109\/ATS.2014.69"},{"doi-asserted-by":"publisher","unstructured":"Bucci, M., et al.: A high-speed oscillator-based truly random number source for cryptographic applications on a smart card IC. IEEE Trans. Comput. 52(4), 403\u2013409 (2003). https:\/\/doi.org\/10.1109\/TC.2003.1190581. ISSN 2326-3814","key":"9_CR4","DOI":"10.1109\/TC.2003.1190581"},{"doi-asserted-by":"crossref","unstructured":"Chen, A., et al.: Using emerging technologies for hardware security beyond PUFs. In: 2016 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1544\u20131549 (2016)","key":"9_CR5","DOI":"10.3850\/9783981537079_0993"},{"doi-asserted-by":"publisher","unstructured":"De Marchi, M., et al.: Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs. In: 2012 International Electron Devices Meeting, pp. 8.4.1\u20138.4.4 (2012). https:\/\/doi.org\/10.1109\/IEDM.2012.6479004","key":"9_CR6","DOI":"10.1109\/IEDM.2012.6479004"},{"unstructured":"Davies, R.B.: Exclusive OR (XOR) and hardware random number generators (2002)","key":"9_CR7"},{"doi-asserted-by":"publisher","unstructured":"Fujieda, N., Takeda, M., Ichikawa, S.: An analysis of DCM-based true random number generator. In: IEEE Trans. Circuits Syst. II: Express Briefs, 1\u20131 (2019). https:\/\/doi.org\/10.1109\/TCSII.2019.2926555. ISSN 1558-3791 , 1109\u20131113 (2019). ISSN 1558-3791","key":"9_CR8","DOI":"10.1109\/TCSII.2019.2926555"},{"doi-asserted-by":"crossref","unstructured":"Galderisi, G., Mikolajick, T., Trommer, J.: Reconfigurable field effect transistors design solutions for delay-invariant logic gates. IEEE Embed. Syst. Lett. (2022)","key":"9_CR9","DOI":"10.1109\/LES.2022.3144010"},{"doi-asserted-by":"publisher","unstructured":"Gassend, B., et al.: Silicon physical random functions. In: Proceedings of the 9th ACM Conference on Computer and Communications Security. CCS\u201902, pp. 148\u2013160. Association for Computing Machinery, Washington, DC (2002). https:\/\/doi.org\/10.1145\/586110.586132. ISBN 1581136129","key":"9_CR10","DOI":"10.1145\/586110.586132"},{"doi-asserted-by":"publisher","unstructured":"Golic, J.D.J.: New methods for digital generation and postprocessing of random data. IEEE Trans. Comput. 55(10), 1217\u20131229 (2006). https:\/\/doi.org\/10.1109\/TC.2006.164. ISSN 2326-3814","key":"9_CR11","DOI":"10.1109\/TC.2006.164"},{"key":"9_CR12","doi-asserted-by":"publisher","first-page":"125796","DOI":"10.1109\/ACCESS.2019.2939027","volume":"7","author":"L Gong","year":"2019","unstructured":"Gong, L., et al.: True random number generators using electrical noise. IEEE Access 7, 125796\u2013125805 (2019)","journal-title":"IEEE Access"},{"doi-asserted-by":"publisher","unstructured":"Gore, G., et al.: A predictive process design kit for three-independent-gate field-effect transistors. In: 2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), pp. 172\u2013177 (2019). https:\/\/doi.org\/10.1109\/VLSI-SoC.2019.Gore2019","key":"9_CR13","DOI":"10.1109\/VLSI-SoC.2019.Gore2019"},{"key":"9_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1007\/978-3-662-48324-4_18","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2015","author":"P Haddad","year":"2015","unstructured":"Haddad, P., Fischer, V., Bernard, F., Nicolai, J.: A physical approach for stochastic modeling of TERO-based TRNG. In: G\u00fcneysu, T., Handschuh, H. (eds.) CHES 2015. LNCS, vol. 9293, pp. 357\u2013372. Springer, Heidelberg (2015). https:\/\/doi.org\/10.1007\/978-3-662-48324-4_18"},{"doi-asserted-by":"crossref","unstructured":"Harada, N., et al.: A polarity-controllable graphene inverter. In: vol. 96(1), p. 012102. American Institute of Physics (2010)","key":"9_CR15","DOI":"10.1063\/1.3280042"},{"doi-asserted-by":"publisher","unstructured":"Hata, H., Ichikawa, S.: FPGA implementation of metastability-based true random number generator. IEICE Trans. Inf. Syst. 95(2), 426\u2013436 (2012). https:\/\/doi.org\/10.1587\/transinf.E95.D.426","key":"9_CR16","DOI":"10.1587\/transinf.E95.D.426"},{"doi-asserted-by":"publisher","unstructured":"Heinzig, A., et al.: Reconfigurable silicon nanowire transistors. Nano Lett. 12, 119\u201324 (2011). https:\/\/doi.org\/10.1021\/nl203094h","key":"9_CR17","DOI":"10.1021\/nl203094h"},{"doi-asserted-by":"publisher","unstructured":"Holcomb, D.E., Burleson, W.P., Fu, K.: Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. 58(9), 1198\u20131210 (2009). https:\/\/doi.org\/10.1109\/TC.2008.212. ISSN 2326-3814","key":"9_CR18","DOI":"10.1109\/TC.2008.212"},{"doi-asserted-by":"publisher","unstructured":"Holleman, J., et al.: A 3 $$\\upmu $$W CMOS true random number generator with adaptive floating-gate offset cancellation. IEEE J. Solid-State Circuits 43(5), 1324\u20131336 (2008). https:\/\/doi.org\/10.1109\/JSSC.2008.920327. ISSN 1558-173X","key":"9_CR19","DOI":"10.1109\/JSSC.2008.920327"},{"doi-asserted-by":"publisher","unstructured":"Holman, W.T., Connelly, J.A., Dowlatabadi, A.B.: An integrated analog\/digital random noise source. IEEE Trans. Circuits Syst. I: Fundam. Theory Appl. 44(6), 521\u2013528 (1997). https:\/\/doi.org\/10.1109\/81.586025. ISSN 1558-1268","key":"9_CR20","DOI":"10.1109\/81.586025"},{"doi-asserted-by":"publisher","unstructured":"Jiang, X., et al.: Investigations on line-edge roughness (LER) and line-width roughness (LWR) in nanoscale CMOS technology: Part I-modeling and simulation method. IEEE Trans. Electron Dev. 60(11), 3669\u20133675 (2013). https:\/\/doi.org\/10.1109\/TED.2013.2283518","key":"9_CR21","DOI":"10.1109\/TED.2013.2283518"},{"doi-asserted-by":"publisher","unstructured":"Yuan, J., Svensson, C.: New single-clock CMOS latches and flipflops with improved speed and power savings. IEEE J. Solid-State Circuits 32(1), 62\u201369 (1997). https:\/\/doi.org\/10.1109\/4.553179. ISSN 1558-173X","key":"9_CR22","DOI":"10.1109\/4.553179"},{"doi-asserted-by":"publisher","unstructured":"Kim, S.-J., Umeno, K., Hasegawa, A.: Corrections of the NIST statistical test suite for randomness (2004). https:\/\/doi.org\/10.48550\/ARXIV.NLIN\/0401040. https:\/\/arxiv.org\/abs\/nlin\/0401040","key":"9_CR23","DOI":"10.48550\/ARXIV.NLIN\/0401040"},{"unstructured":"Kinniment, D.J., Chester, E.G.: Design of an on-chip random number generator using metastability. In: Proceedings of the 28th European Solid-State Circuits Conference, pp. 595\u2013598 (2002)","key":"9_CR24"},{"doi-asserted-by":"publisher","unstructured":"Ko, K., et al.: Compact model strategy of metal-gate work-function variation for Ultrascaled FinFET and vertical GAA FETs. IEEE Trans. Electron Dev. 66(3), 1613\u20131616 (2019). https:\/\/doi.org\/10.1109\/TED.2019.2891677","key":"9_CR25","DOI":"10.1109\/TED.2019.2891677"},{"doi-asserted-by":"publisher","unstructured":"Li, X., et al.: Impact of process fluctuations on reconfigurable silicon nanowire transistor. IEEE Trans. Electron Dev. 68(2), 885\u2013891 (2021). https:\/\/doi.org\/10.1109\/TED.2020.3045689","key":"9_CR26","DOI":"10.1109\/TED.2020.3045689"},{"doi-asserted-by":"publisher","unstructured":"Li, Y., et al.: Process variation effect, metal-gate work-function fluctuation and random dopant fluctuation of 10-nm gate-all-around silicon nanowire MOSFET devices. In: 2015 IEEE International Electron Devices Meeting (IEDM), pp. 34.4.1\u201334.4.4 (2015). https:\/\/doi.org\/10.1109\/IEDM.2015.7409827","key":"9_CR27","DOI":"10.1109\/IEDM.2015.7409827"},{"unstructured":"Liu, N., et al.: A true random number generator using time-dependent dielectric breakdown. In: 2011 Symposium on VLSI Circuits - Digest of Technical Papers, pp. 216\u2013217 (2011)","key":"9_CR28"},{"doi-asserted-by":"publisher","unstructured":"De Marchi, M., et al.: Top-down fabrication of gate-all-around vertically stacked silicon nanowire FETs with controllable polarity. IEEE Trans. Nanotechnol. 13(6), 1029\u20131038 (2014). https:\/\/doi.org\/10.1109\/TNANO.2014.2363386. ISSN 1536-125X","key":"9_CR29","DOI":"10.1109\/TNANO.2014.2363386"},{"key":"9_CR30","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1007\/978-3-642-04138-9_23","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"AT Markettos","year":"2009","unstructured":"Markettos, A.T., Moore, S.W.: The frequency injection attack on ring-oscillator-based true random number generators. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol. 5747, pp. 317\u2013331. Springer, Heidelberg (2009). https:\/\/doi.org\/10.1007\/978-3-642-04138-9_23"},{"doi-asserted-by":"publisher","unstructured":"Mathew, S.K., et al.: 2.4 Gbps, 7 mw all-digital PVT-variation tolerant true random number generator for 45 nm CMOS high-performance microprocessors. IEEE J. Solid-State Circuits 47(11), 2807\u20132821 (2012). https:\/\/doi.org\/10.1109\/JSSC.2012.2217631. ISSN 1558-173X","key":"9_CR31","DOI":"10.1109\/JSSC.2012.2217631"},{"key":"9_CR32","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1007\/978-1-4614-7915-4_17","volume-title":"Secure Smart Embedded Devices, Platforms and Applications","author":"S Mavrovouniotis","year":"2014","unstructured":"Mavrovouniotis, S., Ganley, M.: Hardware security modules. In: Markantonakis, K., Mayes, K. (eds.) Secure Smart Embedded Devices, Platforms and Applications, pp. 383\u2013405. Springer, New York (2014). https:\/\/doi.org\/10.1007\/978-1-4614-7915-4_17"},{"key":"9_CR33","volume-title":"Handbook of Applied Cryptography","author":"AJ Menezes","year":"1996","unstructured":"Menezes, A.J., et al.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1996)"},{"doi-asserted-by":"publisher","unstructured":"Mikolajick, T., et al.: The RFET - a reconfigurable nanowire transistor and its application to novel electronic circuits and systems. Semicond. Sci. Technol. 32 (2016). https:\/\/doi.org\/10.1088\/1361-6641\/aa5581","key":"9_CR34","DOI":"10.1088\/1361-6641\/aa5581"},{"issue":"1","key":"9_CR35","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1109\/LED.2017.2771818","volume":"39","author":"H Mulaosmanovic","year":"2018","unstructured":"Mulaosmanovic, H., Mikolajick, T., Slesazeck, S.: Random number generation based on ferroelectric switching. IEEE Electron Dev. Lett. 39(1), 135\u2013138 (2018)","journal-title":"IEEE Electron Dev. Lett."},{"issue":"6","key":"9_CR36","doi-asserted-by":"publisher","first-page":"5976","DOI":"10.1021\/acsnano.5b00736","volume":"9","author":"S Nakaharai","year":"2015","unstructured":"Nakaharai, S., et al.: Electrostatically reversible polarity of ambipolar- MoTe2 transistors. ACS Nano 9(6), 5976\u20135983 (2015). https:\/\/doi.org\/10.1021\/acsnano.5b00736. PMID 25988597","journal-title":"ACS Nano"},{"unstructured":"von Neumann, J.: Various techniques used in connection with random digits, chapter 13. In: Householder, A.S., Forsythe, G.E., Germond, H.H. (eds.) Monte Carlo Method. National Bureau of Standards Applied Mathematics Series, vol. 12, pp. 36\u201338. US Government Printing Office, Washington, DC (1951)","key":"9_CR37"},{"doi-asserted-by":"publisher","unstructured":"Pappu, R., et al.: Physical one-way functions. Science 297(5589), 2026\u20132030 (2002). https:\/\/doi.org\/10.1126\/science.1074376, https:\/\/science.sciencemag.org\/content\/297\/5589\/2026.full.pdf","key":"9_CR38","DOI":"10.1126\/science.1074376"},{"doi-asserted-by":"publisher","unstructured":"Parker, R.J.: Entropy justification for metastability based nondeterministic random bit generator. In: 2017 IEEE 2nd International Verification and Security Workshop (IVSW), pp. 25\u201330 (2017). https:\/\/doi.org\/10.1109\/IVSW.2017.8031540","key":"9_CR39","DOI":"10.1109\/IVSW.2017.8031540"},{"doi-asserted-by":"publisher","unstructured":"Perach, B., Kvatinsky, S.: An asynchronous and low-power true random number generator using STT-MTJ. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(11), 2473\u20132484 (2019). https:\/\/doi.org\/10.1109\/TVLSI.2019.2927816. ISSN 1557-9999","key":"9_CR40","DOI":"10.1109\/TVLSI.2019.2927816"},{"doi-asserted-by":"publisher","unstructured":"Rahman, F., et al.: Security beyond CMOS: fundamentals, applications, and roadmap. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(12), 3420\u20133433 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2742943. ISSN 1063-8210","key":"9_CR41","DOI":"10.1109\/TVLSI.2017.2742943"},{"doi-asserted-by":"publisher","unstructured":"Rai, S., Raitza, M., Kumar, A.: Technology mapping flow for emerging reconfigurable silicon nanowire transistors. In: 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 767\u2013772 (2018). https:\/\/doi.org\/10.23919\/DATE.2018.8342110","key":"9_CR42","DOI":"10.23919\/DATE.2018.8342110"},{"doi-asserted-by":"crossref","unstructured":"Rai, S., et al.: A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs. In: 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 605\u2013608 (2018)","key":"9_CR43","DOI":"10.23919\/DATE.2018.8342080"},{"doi-asserted-by":"publisher","unstructured":"Rai, S., et al.: Designing efficient circuits based on runtime-reconfigurable field-effect transistors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(3), 560\u2013572 (2019). https:\/\/doi.org\/10.1109\/TVLSI.2018.2884646. ISSN 1557-9999","key":"9_CR44","DOI":"10.1109\/TVLSI.2018.2884646"},{"doi-asserted-by":"crossref","unstructured":"Rai, S., et al.: Hardware watermarking using polymorphic inverter designs based on reconfigurable nanotechnologies. In: ISVLSI (2019)","key":"9_CR45","DOI":"10.1109\/ISVLSI.2019.00123"},{"doi-asserted-by":"publisher","unstructured":"Rai, S., et al.: Security promises and vulnerabilities in emerging reconfigurable nanotechnology-based circuits. IEEE Trans. Emerg. Top. Comput. 1 (2020). https:\/\/doi.org\/10.1109\/TETC.2020.3039375","key":"9_CR46","DOI":"10.1109\/TETC.2020.3039375"},{"doi-asserted-by":"publisher","unstructured":"Raitza, M., et al.: Raw 2014: random number generators on FPGAs. ACM Trans. Reconfigurable Technol. Syst. 9(2) (2015). https:\/\/doi.org\/10.1145\/2807699. ISSN 1936-7406","key":"9_CR47","DOI":"10.1145\/2807699"},{"doi-asserted-by":"publisher","unstructured":"Rajendran, J., et al.: Nano meets security: exploring nanoelec-tronic devices for security applications. Proc. IEEE 103(5), 829\u2013849 (2015). https:\/\/doi.org\/10.1109\/JPROC.2014.2387353","key":"9_CR48","DOI":"10.1109\/JPROC.2014.2387353"},{"unstructured":"Rukhin, A., et al.: NIST Special Publication 800-22: A Statistical Test Suite for the Validation of Random Number Generators and Pseudo Random Number Generators for Cryptographic Applications. NIST Special Publication 800-22 (2010)","key":"9_CR49"},{"doi-asserted-by":"crossref","unstructured":"Rupani, A., Rai, S., Kumar, A.: Exploiting emerging reconfigurable technologies for secure devices. In: Euromicro DSD (2019)","key":"9_CR50","DOI":"10.1109\/DSD.2019.00107"},{"key":"9_CR51","volume-title":"Microelectronic Circuits","author":"AS Sedra","year":"2004","unstructured":"Sedra, A.S., Smith, K.C.: Microelectronic Circuits, 5th edn. Oxford University Press, Oxford (2004)","edition":"5"},{"unstructured":"Sessi, V., et al.: Back-bias reconfigurable field effect transistor: a flexible add-on functionality for 22 nm FDSOI. In: 2021 Silicon Nanoelectronics Workshop (SNW), pp. 1\u20132. IEEE (2021)","key":"9_CR52"},{"doi-asserted-by":"publisher","unstructured":"Simon, M., et al.: A wired-and transistor: polarity controllable FET with multiple inputs. In: 2018 76th Device Research Conference (DRC), pp. 1\u20132 (2018). https:\/\/doi.org\/10.1109\/DRC.2018.8442159","key":"9_CR53","DOI":"10.1109\/DRC.2018.8442159"},{"doi-asserted-by":"publisher","unstructured":"Simon, M., et al.: Bringing reconfigurable nanowire FETs to a logic circuits compatible process platform. In: 2016 IEEE Nanotechnology Materials and Devices Conference (NMDC), pp. 1\u20133 (2016). https:\/\/doi.org\/10.1109\/NMDC.2016.7777085","key":"9_CR54","DOI":"10.1109\/NMDC.2016.7777085"},{"issue":"11","key":"9_CR55","doi-asserted-by":"publisher","first-page":"18135","DOI":"10.1021\/acsnano.1c06801","volume":"15","author":"M Sistani","year":"2021","unstructured":"Sistani, M., et al.: Nanometer-scale GE-based adaptable transistors providing programmable negative differential resistance enabling multivalued logic. ACS Nano 15(11), 18135\u201318141 (2021)","journal-title":"ACS Nano"},{"doi-asserted-by":"publisher","unstructured":"Sunar, B., Martin, W.J., Stinson, D.R.: A provably secure true random number generator with built-in tolerance to active attacks. IEEE Trans. Comput. 56(1), 109\u2013119 (2007). https:\/\/doi.org\/10.1109\/TC.2007.250627. ISSN 2326-3814","key":"9_CR56","DOI":"10.1109\/TC.2007.250627"},{"doi-asserted-by":"publisher","unstructured":"Tanachutiwat, S., et al.: Reconfigurable multi-function logic based on graphene p-n junctions. In: Design Automation Conference, pp. 883\u2013888 (2010). https:\/\/doi.org\/10.1145\/1837274.1837496","key":"9_CR57","DOI":"10.1145\/1837274.1837496"},{"doi-asserted-by":"publisher","unstructured":"Tang, X., et al.: TSPC flip-flop circuit design with three-independent-gate silicon nanowire FETs. In: 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1660\u20131663 (2014). https:\/\/doi.org\/10.1109\/ISCAS.2014.6865471","key":"9_CR58","DOI":"10.1109\/ISCAS.2014.6865471"},{"doi-asserted-by":"publisher","unstructured":"Tokunaga, C., Blaauw, D., Mudge, T.: True random number generator with a metastability-based quality control. In: 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 404\u2013611 (2007). https:\/\/doi.org\/10.1109\/ISSCC.2007.373465","key":"9_CR59","DOI":"10.1109\/ISSCC.2007.373465"},{"issue":"1","key":"9_CR60","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1186\/s13635-016-0036-1","volume":"2016","author":"N Torii","year":"2016","unstructured":"Torii, N., et al.: ASIC implementation of random number generators using SR latches and its evaluation. EURASIP J. Inf. Secur. 2016(1), 10 (2016)","journal-title":"EURASIP J. Inf. Secur."},{"doi-asserted-by":"crossref","unstructured":"Trommer, J., et al.: Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits. In: 2016 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 169\u2013174 (2016). ISBN 9783981537062","key":"9_CR61","DOI":"10.3850\/9783981537079_0206"},{"issue":"2","key":"9_CR62","doi-asserted-by":"publisher","first-page":"1704","DOI":"10.1021\/acsnano.6b07531","volume":"11","author":"J Trommer","year":"2016","unstructured":"Trommer, J., et al.: Enabling energy efficiency and polarity control in germanium nanowire transistors by individually gated nanojunctions. ACS Nano 11(2), 1704\u20131711 (2016)","journal-title":"ACS Nano"},{"key":"9_CR63","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1007\/978-3-642-15031-9_24","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"M Varchola","year":"2010","unstructured":"Varchola, M., Drutarovsky, M.: New high entropy element for FPGA based true random number generators. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 351\u2013365. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-15031-9_24"},{"key":"9_CR64","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1007\/978-3-540-85053-3_11","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2008","author":"I Vasyltsov","year":"2008","unstructured":"Vasyltsov, I., Hambardzumyan, E., Kim, Y.-S., Karpinskyy, B.: Fast digital TRNG based on metastable ring oscillator. In: Oswald, E., Rohatgi, P. (eds.) CHES 2008. LNCS, vol. 5154, pp. 164\u2013180. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-85053-3_11"},{"issue":"2","key":"9_CR65","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/TVLSI.2018.2879439","volume":"27","author":"EI Vatajelu","year":"2019","unstructured":"Vatajelu, E.I., Di Natale, G.: High-entropy STT-MTJ-based TRNG. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(2), 491\u2013495 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"doi-asserted-by":"publisher","unstructured":"Wang, R., et al.: Investigations on line-edge roughness (LER) and line-width roughness (LWR) in nanoscale CMOS technology: Part II-experimental results and impacts on device variability. IEEE Trans. Electron Dev. 60(11), 3676\u20133682 (2013). https:\/\/doi.org\/10.1109\/TED.2013.2283517","key":"9_CR66","DOI":"10.1109\/TED.2013.2283517"},{"unstructured":"Wang, Y., et al.: A novel circuit design of true random number generator using magnetic tunnel junction. In: 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp. 123\u2013128 (2016)","key":"9_CR67"},{"issue":"11","key":"9_CR68","doi-asserted-by":"publisher","first-page":"4170","DOI":"10.1002\/pssb.200776198","volume":"244","author":"WM Weber","year":"2007","unstructured":"Weber, W.M., et al.: Silicon to nickel-silicide axial nanowire heterostructures for high performance electronics. Physica Status Solidi (b) 244(11), 4170\u20134175 (2007)","journal-title":"Physica Status Solidi (b)"},{"unstructured":"Zhao, W., Cao, Y.: New generation of predictive technology model for sub-45 nm design exploration. In: 7th International Symposium on Quality Electronic Design (ISQED 2006), vol. 6, p. 590 (2006)","key":"9_CR69"},{"doi-asserted-by":"publisher","unstructured":"Wold, K., Tan, C.H.: Analysis and enhancement of random number generator in FPGA based on oscillator rings. In: 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 385\u2013390 (2008). https:\/\/doi.org\/10.1109\/ReConFig.2008.17","key":"9_CR70","DOI":"10.1109\/ReConFig.2008.17"},{"issue":"8","key":"9_CR71","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MSPEC.2019.8784120","volume":"56","author":"P Ye","year":"2019","unstructured":"Ye, P., Ernst, T., Khare, M.V.: The last silicon transistor: nanosheet devices could be the final evolutionary step for Moore\u2019s law. IEEE Spectr. 56(8), 30\u201335 (2019)","journal-title":"IEEE Spectr."},{"doi-asserted-by":"publisher","unstructured":"Lin, Y.-M., et al.: High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4(5), 481\u2013489 (2005). https:\/\/doi.org\/10.1109\/TNANO.2005.851427. ISSN 1941-0085","key":"9_CR72","DOI":"10.1109\/TNANO.2005.851427"},{"issue":"1","key":"9_CR73","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/4.16303","volume":"24","author":"J Yuan","year":"1989","unstructured":"Yuan, J., Svensson, C.: High-speed CMOS circuit technique. IEEE J. Solid-State Circuits 24(1), 62\u201370 (1989)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"publisher","unstructured":"Zhang, J., et al.: Configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire FETs. IEEE Trans. Circuits Syst. I: Regul. Pap. 61(10), 2851\u20132861 (2014). https:\/\/doi.org\/10.1109\/TCSI.2014.2333675. ISSN 1558-0806","key":"9_CR74","DOI":"10.1109\/TCSI.2014.2333675"},{"doi-asserted-by":"publisher","unstructured":"Zhang, Z., et al.: Extraction of process variation parameters in FinFET technology based on compact modeling and characterization. IEEE Trans. Electron Dev. 65(3), 847\u2013854 (2018). https:\/\/doi.org\/10.1109\/TED.2018.2790083","key":"9_CR75","DOI":"10.1109\/TED.2018.2790083"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Technology Advancement on SoC Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-16818-5_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,28]],"date-time":"2022-09-28T07:14:31Z","timestamp":1664349271000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-16818-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031168178","9783031168185"],"references-count":75,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-16818-5_9","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"22 September 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 October 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc.github.io\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}