{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:04:19Z","timestamp":1772906659776,"version":"3.50.1"},"publisher-location":"Cham","reference-count":117,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783031195679","type":"print"},{"value":"9783031195686","type":"electronic"}],"license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-19568-6_7","type":"book-chapter","created":{"date-parts":[[2023,9,30]],"date-time":"2023-09-30T09:01:55Z","timestamp":1696064515000},"page":"199-224","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["In-Memory Computing for AI Accelerators: Challenges and Solutions"],"prefix":"10.1007","author":[{"given":"Gokul","family":"Krishnan","sequence":"first","affiliation":[]},{"given":"Sumit K.","family":"Mandal","sequence":"additional","affiliation":[]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,10,1]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, N., Krishna, T., Peh, L.S., Jha, N.K.: GARNET: A Detailed on-chip Network Model inside a Full-system Simulator. In: 2009 IEEE International Symposium on Performance Analysis of Sand Software, pp. 33\u201342 (2009)","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Arka, A.I., Doppa, J.R., Pande, P.P., Joardar, B.K., Chakrabarty, K.: ReGraphX: NoC-enabled 3D heterogeneous ReRAM architecture for training graph neural networks. In: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1667\u20131672. IEEE (2021)","DOI":"10.23919\/DATE51398.2021.9473949"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Arka, A.I., Joardar, B.K., Doppa, J.R., Pande, P.P., Chakrabarty, K.: DARe: DropLayer-aware manycore ReRAM architecture for training graph neural networks. In: 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp. 1\u20139 (2021)","DOI":"10.1109\/ICCAD51958.2021.9643511"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Arka, A.I., Joardar, B.K., Doppa, J.R., Pande, P.P., Chakrabarty, K.: Performance and accuracy tradeoffs for training graph neural networks on ReRAM-based architectures. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 29(10), 1743\u20131756 (2021)","DOI":"10.1109\/TVLSI.2021.3110721"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Bharadwaj, S., Yin, J., Beckmann, B., Krishna, T.: Kite: A family of heterogeneous interposer topologies enabled via accurate interconnect modeling. In: 2020 57th ACM\/IEEE Design Automation Conference (DAC), pp. 1\u20136. IEEE (2020)","DOI":"10.1109\/DAC18072.2020.9218539"},{"issue":"2","key":"7_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Chakraborty, I., Ali, M.F., Kim, D.E., Ankit, A., Roy, K.: Geniex: A generalized approach to emulating non-ideality in memristive Xbars using neural networks. In: 2020 57th ACM\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2020)","DOI":"10.1109\/DAC18072.2020.9218688"},{"issue":"1","key":"7_CR8","first-page":"27","volume":"6","author":"G Charan","year":"2020","unstructured":"Charan, G., Mohanty, A., Du, X., Krishnan, G., Joshi, R.V., Cao, Y.: Accurate inference with inaccurate rram devices: A joint algorithm-design solution. IEEE J. Explor. Solid State Comput. Dev. Circuits 6(1), 27\u201335 (2020a)","journal-title":"IEEE J. Explor. Solid State Comput. Dev. Circuits"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Charan, G., et al.: Accurate inference with inaccurate RRAM devices: statistical data, model transfer, and on-line adaptation. In: DAC. IEEE (2020b)","DOI":"10.1109\/DAC18072.2020.9218605"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Chen, L., et al.: Accelerator-friendly neural-network training: learning variations and defects in RRAM crossbar. In: DATE. IEEE (2017)","DOI":"10.23919\/DATE.2017.7926952"},{"issue":"12","key":"7_CR11","doi-asserted-by":"publisher","first-page":"3067","DOI":"10.1109\/TCAD.2018.2789723","volume":"37","author":"PY Chen","year":"2018","unstructured":"Chen, P.Y., Peng, X., Yu, S.: Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 37(12), 3067\u20133080 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"1","key":"7_CR12","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"YH Chen","year":"2016","unstructured":"Chen, Y.H., Krishna, T., Emer, J.S., Sze, V.: Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J. Solid State Circ. 52(1), 127\u2013138 (2016)","journal-title":"IEEE J. Solid State Circ."},{"issue":"2","key":"7_CR13","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1109\/JETCAS.2019.2910232","volume":"9","author":"YH Chen","year":"2019","unstructured":"Chen, Y.H., Yang, T.J., Emer, J., Sze, V.: Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices. IEEE J. Emerg. Sel. Top. Circ. Syst. 9(2), 292\u2013308 (2019)","journal-title":"IEEE J. Emerg. Sel. Top. Circ. Syst."},{"issue":"3","key":"7_CR14","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ac461f","volume":"37","author":"SK Cherupally","year":"2022","unstructured":"Cherupally, S.K., Meng, J., Rakin, A.S., Yin, S., Yeo, I., Yu, S., Fan, D., Seo, J.: Improving the accuracy and robustness of RRAM-based in-memory computing against RRAM hardware noise and adversarial attacks. Semicond. Sci. Technol. 37(3), 034001 (2022). https:\/\/doi.org\/10.1088\/1361-6641\/ac461f","journal-title":"Semicond. Sci. Technol."},{"issue":"3","key":"7_CR15","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ac461f","volume":"37","author":"SK Cherupally","year":"2022","unstructured":"Cherupally, S.K., Meng, J., Rakin, A.S., Yin, S., Yeo, I., Yu, S., Fan, D., Seo, J.S.: Improving the accuracy and robustness of rram-based in-memory computing against rram hardware noise and adversarial attacks. Semicond. Sci. Technol. 37(3), 034001 (2022)","journal-title":"Semicond. Sci. Technol."},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Chiang, W.L., Liu, X., Si, S., Li, Y., Bengio, S., Hsieh, C.J.: Cluster-gcn: An efficient algorithm for training deep and large graph convolutional networks. In: Proceedings of the 25th ACM SIGKDD International Conference on Knowledge Discovery & Data Mining, pp. 257\u2013266 (2019)","DOI":"10.1145\/3292500.3330925"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Chih, Y.D., Lee, P.H., Fujiwara, H., Shih, Y.C., Lee, C.F., Naous, R., Chen, Y.L., Lo, C.P., Lu, C.H., Mori, H., et al.: An 89tops\/w and 16.3 tops\/mm 2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications. In: 2021 IEEE International Solid-State Circuits Conference (ISSCC), vol. 64, pp. 252\u2013254. IEEE (2021)","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"7_CR18","unstructured":"De Cao, N., Kipf, T.: Molgan: An implicit generative model for small molecular graphs. Preprint (2018). arXiv:1805.11973"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"Deng, L., Hinton, G., Kingsbury, B.: New types of deep neural network learning for speech recognition and related applications: an overview. In: 2013 IEEE International Conference on Acoustics, Speech and Signal Processing, pp. 8599\u20138603. IEEE (2013)","DOI":"10.1109\/ICASSP.2013.6639344"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Dong, Q., Sinangil, M.E., Erbagci, B., Sun, D., Khwa, W.S., Liao, H.J., Wang, Y., Chang, J.: 15.3 a 351tops\/w and 372.4 gops compute-in-memory sram macro in 7nm finfet cmos for machine-learning applications. In: 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 242\u2013244. IEEE (2020)","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Du, X., Krishnan, G., Mohanty, A., Li, Z., Charan, G., Cao, Y.: Towards efficient neural networks on-a-chip: Joint hardware-algorithm approaches. In: 2019 China Semiconductor Technology International Conference (CSTIC), pp. 1\u20135. IEEE (2019)","DOI":"10.1109\/CSTIC.2019.8755608"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Fujiwara, H., Mori, H., Zhao, W.C., Chuang, M.C., Naous, R., Chuang, C.K., Hashizume, T., Sun, D., Lee, C.F., Akarvardar, K., et al.: A 5-nm 254-tops\/w 221-tops\/mm 2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous mac and write operations. In: 2022 IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, pp. 1\u20133. IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"7_CR23","doi-asserted-by":"crossref","unstructured":"Gagniuc, P.A.: Markov Chains: From Theory to Implementation and Experimentation. Wiley (2017)","DOI":"10.1002\/9781119387596"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Gallicchio, C., Micheli, A.: Graph echo state networks. In: The 2010 International Joint Conference on Neural Networks (IJCNN), pp. 1\u20138. IEEE (2010)","DOI":"10.1109\/IJCNN.2010.5596796"},{"key":"7_CR25","doi-asserted-by":"crossref","unstructured":"Gholami, A., Kim, S., Dong, Z., Yao, Z., Mahoney, M.W., Keutzer, K.: A survey of quantization methods for efficient neural network inference. Preprint (2021). arXiv:2103.13630","DOI":"10.1201\/9781003162810-13"},{"key":"7_CR26","unstructured":"Goodfellow, I., Bengio, Y., Courville, A.: Deep Learning. MIT Press (2016)"},{"key":"7_CR27","doi-asserted-by":"crossref","unstructured":"Gori, M., Monfardini, G., Scarselli, F.: A new model for learning in graph domains. In: Proceedings. 2005 IEEE International Joint Conference on Neural Networks, vol. 2, pp. 729\u2013734. IEEE (2005)","DOI":"10.1109\/IJCNN.2005.1555942"},{"key":"7_CR28","unstructured":"Hamilton, W., Ying, Z., Leskovec, J.: Inductive representation learning on large graphs. Adv. Neural Inf. Proces. Syst. 30, (2017). arXiv:1706.02216"},{"key":"7_CR29","doi-asserted-by":"crossref","unstructured":"He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 770\u2013778 (2016)","DOI":"10.1109\/CVPR.2016.90"},{"issue":"8","key":"7_CR30","doi-asserted-by":"publisher","first-page":"1735","DOI":"10.1162\/neco.1997.9.8.1735","volume":"9","author":"S Hochreiter","year":"1997","unstructured":"Hochreiter, S., Schmidhuber, J.: Long short-term memory. Neural Computation 9(8), 1735\u20131780 (1997)","journal-title":"Neural Computation"},{"key":"7_CR31","doi-asserted-by":"crossref","unstructured":"Horowitz, M.: Computing\u2019s energy problem (and What We Can Do About It). In: IEEE ISSCC, pp. 10\u201314 (2014)","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"7_CR32","unstructured":"Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., Andreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks for mobile vision applications. Preprint (2017). arXiv:1704.04861"},{"key":"7_CR33","unstructured":"Hu, M., Li, H., Chen, Y., Wu, Q., Rose, G.S.: BSB training scheme implementation on memristor-based circuit. In: IEEE CISDA. IEEE (2013)"},{"key":"7_CR34","doi-asserted-by":"crossref","unstructured":"Huang, G., Liu, Z., Van Der Maaten, L., Weinberger, K.Q.: Densely connected convolutional networks. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 4700\u20134708 (2017)","DOI":"10.1109\/CVPR.2017.243"},{"key":"7_CR35","unstructured":"Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.: Squeezenet: Alexnet-level accuracy with 50x fewer parameters and <0.5 mb model size. Preprint (2016). arXiv:1602.07360"},{"issue":"2","key":"7_CR36","doi-asserted-by":"publisher","first-page":"326","DOI":"10.1109\/TCAD.2020.3000185","volume":"40","author":"S Jain","year":"2020","unstructured":"Jain, S., Sengupta, A., Roy, K., Raghunathan, A.: RxNN: A framework for evaluating deep neural networks on resistive crossbars. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 40(2), 326\u2013338 (2020)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"7_CR37","doi-asserted-by":"crossref","unstructured":"Jiang, H., Huang, S., Peng, X., Su, J.W., Chou, Y.C., Huang, W.H., Liu, T.W., Liu, R., Chang, M.F., Yu, S.: A two-way SRAM array based accelerator for deep neural network on-chip training. In: 2020 57th ACM\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2020)","DOI":"10.1109\/DAC18072.2020.9218524"},{"key":"7_CR38","doi-asserted-by":"crossref","unstructured":"Jiang, N., et al.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86\u201396. IEEE (2013)","DOI":"10.1109\/ISPASS.2013.6557149"},{"issue":"7","key":"7_CR39","doi-asserted-by":"publisher","first-page":"1888","DOI":"10.1109\/JSSC.2020.2992886","volume":"55","author":"Z Jiang","year":"2020","unstructured":"Jiang, Z., Yin, S., Seo, J.S., Seok, M.: C3SRAM: An in-memory-computing SRAM macro based on robust capacitive coupling computing mechanism. IEEE J. Solid State Circ. 55(7), 1888\u20131897 (2020). https:\/\/doi.org\/10.1109\/JSSC.2020.2992886","journal-title":"IEEE J. Solid State Circ."},{"issue":"5","key":"7_CR40","doi-asserted-by":"publisher","first-page":"1537","DOI":"10.1109\/TCAD.2021.3083684","volume":"41","author":"BK Joardar","year":"2021","unstructured":"Joardar, B.K., Deshwal, A., Doppa, J.R., Pande, P.P., Chakrabarty, K.: High-throughput training of deep CNNs on ReRAM-based heterogeneous architectures via optimized normalization layers. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 41(5), 1537\u20131549 (2021)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"5","key":"7_CR41","doi-asserted-by":"publisher","first-page":"971","DOI":"10.1109\/TCAD.2020.3013194","volume":"40","author":"BK Joardar","year":"2020","unstructured":"Joardar, B.K., Doppa, J.R., Pande, P.P., Li, H., Chakrabarty, K.: AccuReD: high accuracy training of CNNs on ReRAM\/GPU heterogeneous 3-D architecture. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 40(5), 971\u2013984 (2020)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"7_CR42","doi-asserted-by":"crossref","unstructured":"Joardar, B.K., Li, B., Doppa, J.R., Li, H., Pande, P.P., Chakrabarty, K.: REGENT: A heterogeneous ReRAM\/GPU-based architecture enabled by NoC for training CNNs. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 522\u2013527. IEEE (2019)","DOI":"10.23919\/DATE.2019.8714802"},{"key":"7_CR43","doi-asserted-by":"crossref","unstructured":"Jordan, M.I.: Serial order: A parallel distributed processing approach. In: Advances in Psychology, vol. 121, pp. 471\u2013495. Elsevier (1997)","DOI":"10.1016\/S0166-4115(97)80111-2"},{"key":"7_CR44","doi-asserted-by":"crossref","unstructured":"Joshi, V., et al.: Accurate deep neural network inference using computational phase-change memory. Nature Communications (2020)","DOI":"10.1038\/s41467-020-16108-9"},{"issue":"5","key":"7_CR45","doi-asserted-by":"publisher","first-page":"1627","DOI":"10.1109\/TCSI.2019.2960841","volume":"67","author":"M Kang","year":"2020","unstructured":"Kang, M., Kim, Y., Patil, A.D., Shanbhag, N.R.: Deep in-memory architectures for machine learning\u2013accuracy versus efficiency trade-offs. IEEE Trans. Circ. Syst. I Regul. Pap. 67(5), 1627\u20131639 (2020)","journal-title":"IEEE Trans. Circ. Syst. I Regul. Pap."},{"key":"7_CR46","doi-asserted-by":"crossref","unstructured":"Kiasari, A.E., Lu, Z., Jantsch, A.: An analytical latency model for networks-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(1), 113\u2013123 (2012)","DOI":"10.1109\/TVLSI.2011.2178620"},{"issue":"7","key":"7_CR47","doi-asserted-by":"publisher","first-page":"2221","DOI":"10.1109\/JSSC.2021.3061508","volume":"56","author":"H Kim","year":"2021","unstructured":"Kim, H., Yoo, T., Kim, T.T.H., Kim, B.: Colonnade: A reconfigurable sram-based digital bit-serial compute-in-memory macro for processing neural networks. IEEE J. Solid State Circ. 56(7), 2221\u20132233 (2021)","journal-title":"IEEE J. Solid State Circ."},{"issue":"4","key":"7_CR48","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1007\/s10462-011-9272-4","volume":"39","author":"SB Kotsiantis","year":"2013","unstructured":"Kotsiantis, S.B.: Decision trees: a recent overview. Artif. Intell. Rev. 39(4), 261\u2013283 (2013)","journal-title":"Artif. Intell. Rev."},{"key":"7_CR49","unstructured":"Krishnan, G., Du, X., Cao, Y.: Structural pruning in deep neural networks: A small-world approach. Preprint (2019). arXiv:1911.04453"},{"key":"7_CR50","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Hazra, J., Liehr, M., Du, X., Beckmann, K., Joshi, R.V., Cady, N.C., Cao, Y.: Design limits of in-memory computing: Beyond the crossbar. In: 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), pp. 1\u20133. IEEE (2021)","DOI":"10.1109\/EDTM50988.2021.9421057"},{"key":"7_CR51","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Ma, Y., Cao, Y.: Small-world-based structural pruning for efficient fpga inference of deep neural networks. In: 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), pp. 1\u20135. IEEE (2020)","DOI":"10.1109\/ICSICT49897.2020.9278024"},{"key":"7_CR52","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Mandal, S.K., Chakrabarti, C., Seo, J.s., Ogras, U.Y., Cao, Y.: Interconnect-aware area and energy optimization for in-memory acceleration of DNNs. IEEE Des. Test 37(6), 79\u201387 (2020)","DOI":"10.1109\/MDAT.2020.3001559"},{"key":"7_CR53","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Mandal, S.K., Chakrabarti, C., Seo, J.S., Ogras, U.Y., Cao, Y.: Impact of on-chip interconnect on in-memory acceleration of deep neural networks. ACM J. Emerg. Technol. Comput. Syst. (JETC) 18(2), 1\u201322 (2021)","DOI":"10.1145\/3460233"},{"key":"7_CR54","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Mandal, S.K., Chakrabarti, C., Seo, J.s., Ogras, U.Y., Cao, Y.: Interconnect-centric benchmarking of in-memory acceleration for DNNs. In: 2021 China Semiconductor Technology International Conference (CSTIC), pp. 1\u20134. IEEE (2021)","DOI":"10.1109\/CSTIC52283.2021.9461480"},{"key":"7_CR55","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Mandal, S.K., Chakrabarti, C., Seo, J.S., Ogras, U.Y., Cao, Y.: System-level benchmarking of chiplet-based IMC architectures for deep neural network acceleration. In: 2021 IEEE 14th International Conference on ASIC (ASICON), pp. 1\u20134 (2021)","DOI":"10.1109\/ASICON52560.2021.9620238"},{"key":"7_CR56","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Mandal, S.K., Pannala, M., Chakrabarti, C., Seo, J.S., Ogras, U.Y., Cao, Y.: SIAM: Chiplet-based scalable in-memory acceleration with mesh for deep neural networks. ACM Trans. Embed. Comput. Syst. (TECS) 20(5s), 1\u201324 (2021)","DOI":"10.1145\/3476999"},{"key":"7_CR57","doi-asserted-by":"crossref","unstructured":"Krishnan, G., Sun, J., Hazra, J., Du, X., Liehr, M., Li, Z., Beckmann, K., Joshi, R.V., Cady, N.C., Cao, Y.: Robust RRAM-based in-memory computing in light of model stability. In: IRPS. IEEE (2021)","DOI":"10.1109\/IRPS46558.2021.9405092"},{"issue":"11","key":"7_CR58","doi-asserted-by":"publisher","first-page":"2740","DOI":"10.1109\/TC.2022.3174585","volume":"71","author":"G Krishnan","year":"2022","unstructured":"Krishnan, G., Yang, L., Sun, J., Hazra, J., Du, X., Liehr, M., Li, Z., Beckmann, K., Joshi, R., Cady, N.C., et al.: Exploring model stability of deep neural networks for reliable RRAM-based in-memory acceleration. IEEE Trans. Comput. 71(11), 2740\u20132752 (2022)","journal-title":"IEEE Trans. Comput."},{"key":"7_CR59","unstructured":"Krizhevsky, A., Sutskever, I., Hinton, G.E.: Imagenet classification with deep convolutional neural networks. In: Advances in Neural Information Processing Systems, pp. 1097\u20131105 (2012)"},{"key":"7_CR60","doi-asserted-by":"crossref","unstructured":"Liehr, M., Hazra, J., Beckmann, K., Rafiq, S., Cady, N.: Impact of switching variability of 65nm CMOS integrated hafnium dioxide-based ReRAM devices on distinct level operations. In: IIRW. IEEE (2020)","DOI":"10.1109\/IIRW49815.2020.9312855"},{"key":"7_CR61","doi-asserted-by":"crossref","unstructured":"Lin, T.Y., Maire, M., Belongie, S., Hays, J., Perona, P., Ramanan, D., Doll\u00e1r, P., Zitnick, C.L.: Microsoft coco: Common objects in context. In: European Conference on Computer Vision, pp. 740\u2013755. Springer (2014)","DOI":"10.1007\/978-3-319-10602-1_48"},{"key":"7_CR62","unstructured":"Lipton, Z.C., Berkowitz, J., Elkan, C.: A critical review of recurrent neural networks for sequence learning. Preprint (2015). arXiv:1506.00019"},{"key":"7_CR63","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.media.2017.07.005","volume":"42","author":"G Litjens","year":"2017","unstructured":"Litjens, G., Kooi, T., Bejnordi, B.E., Setio, A.A.A., Ciompi, F., Ghafoorian, M., Van Der Laak, J.A., Van Ginneken, B., S\u00e1nchez, C.I.: A survey on deep learning in medical image analysis. Med. Image Anal. 42, 60\u201388 (2017)","journal-title":"Med. Image Anal."},{"key":"7_CR64","doi-asserted-by":"crossref","unstructured":"Liu, B., Chen, Y., Liu, S., Kim, H.S.: Deep learning in latent space for video prediction and compression. In: Proceedings of the IEEE\/CVF Conference on Computer Vision and Pattern Recognition, pp. 701\u2013710 (2021)","DOI":"10.1109\/CVPR46437.2021.00076"},{"key":"7_CR65","doi-asserted-by":"crossref","unstructured":"Liu, B., et al.: Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems. In: ICCAD. IEEE (2014)","DOI":"10.1109\/ICCAD.2014.7001330"},{"key":"7_CR66","doi-asserted-by":"crossref","unstructured":"Liu, C., Zoph, B., Neumann, M., Shlens, J., Hua, W., Li, L.J., Fei-Fei, L., Yuille, A., Huang, J., Murphy, K.: Progressive neural architecture search. In: Proceedings of the European Conference on Computer Vision (ECCV), pp. 19\u201334 (2018)","DOI":"10.1007\/978-3-030-01246-5_2"},{"key":"7_CR67","first-page":"4424","volume":"33","author":"Z Liu","year":"2019","unstructured":"Liu, Z., Chen, C., Li, L., Zhou, J., Li, X., Song, L., Qi, Y.: Geniepath: Graph neural networks with adaptive receptive paths. In: Proceedings of the AAAI Conference on Artificial Intelligence, vol. 33, pp. 4424\u20134431 (2019)","journal-title":"In: Proceedings of the AAAI Conference on Artificial Intelligence"},{"key":"7_CR68","doi-asserted-by":"crossref","unstructured":"Long, Y., She, X., Mukhopadhyay, S.: Design of reliable DNN accelerator with un-reliable ReRAM. In: DATE. IEEE (2019)","DOI":"10.23919\/DATE.2019.8715178"},{"key":"7_CR69","doi-asserted-by":"crossref","unstructured":"Ma, C., et al.: Go unary: A novel synapse coding and mapping scheme for reliable ReRAM-based neuromorphic computing. In: DATE. IEEE (2020)","DOI":"10.23919\/DATE48585.2020.9116555"},{"key":"7_CR70","unstructured":"Ma, T., Chen, J., Xiao, C.: Constrained generation of semantically valid graphs via regularizing variational autoencoders. Preprint (2018). arXiv:1809.02630"},{"issue":"3","key":"7_CR71","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/LES.2020.3013003","volume":"13","author":"SK Mandal","year":"2020","unstructured":"Mandal, S.K., Ayoub, R., Kishinevsky, M., Islam, M.M., Ogras, U.Y.: Analytical performance modeling of NoCs under priority arbitration and bursty traffic. IEEE Embed. Syst. Lett. 13(3), 98\u2013101 (2020)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"7_CR72","doi-asserted-by":"crossref","unstructured":"Mandal, S.K., Ayoub, R., Kishinevsky, M., Ogras, U.Y.: Analytical performance models for NoCs with multiple priority traffic classes. ACM Trans. Embed. Comput. Syst. (TECS) 18(5s), 1\u201321 (2019)","DOI":"10.1145\/3358176"},{"key":"7_CR73","doi-asserted-by":"crossref","unstructured":"Mandal, S.K., Krishnakumar, A., Ayoub, R., Kishinevsky, M., Ogras, U.Y.: Performance analysis of priority-aware NoCs with deflection routing under traffic congestion. In: Proceedings of the 39th International Conference on Computer-Aided Design, pp. 1\u20139 (2020)","DOI":"10.1145\/3400302.3415654"},{"key":"7_CR74","doi-asserted-by":"crossref","unstructured":"Mandal, S.K., Krishnakumar, A., Ogras, U.Y.: Energy-efficient networks-on-chip architectures: design and run-time optimization. In: Network-on-Chip Security and Privacy, p. 55 (2021)","DOI":"10.1007\/978-3-030-69131-8_3"},{"issue":"3","key":"7_CR75","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1109\/JETCAS.2020.3015509","volume":"10","author":"SK Mandal","year":"2020","unstructured":"Mandal, S.K., Krishnan, G., Chakrabarti, C., Seo, J.S., Cao, Y., Ogras, U.Y.: A latency-optimized reconfigurable NoC for in-memory acceleration of DNNs. IEEE J. Emerg. Sel. Top. Circ. Syst. 10(3), 362\u2013375 (2020)","journal-title":"IEEE J. Emerg. Sel. Top. Circ. Syst."},{"issue":"2","key":"7_CR76","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1109\/JETCAS.2022.3169899","volume":"2","author":"SK Mandal","year":"2022","unstructured":"Mandal, S.K., Krishnan, G., Goksoy, A.A., Nair, G.R., Cao, Y., Ogras, U.Y.: COIN: Communication-aware in-memory acceleration for graph convolutional networks. IEEE J. Emerg. Sel. Top. Circ. Syst. 2(2), 472\u2013485 (2022)","journal-title":"IEEE J. Emerg. Sel. Top. Circ. Syst."},{"key":"7_CR77","doi-asserted-by":"crossref","unstructured":"Mandal, S.K., Tong, J., Ayoub, R., Kishinevsky, M., Abousamra, A., Ogras, U.Y.: Theoretical analysis and evaluation of NoCs with weighted round-robin arbitration. In: 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp. 1\u20139 (2021)","DOI":"10.1109\/ICCAD51958.2021.9643448"},{"issue":"2","key":"7_CR78","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1109\/JETCAS.2019.2908937","volume":"9","author":"M Mao","year":"2019","unstructured":"Mao, M., et al.: MAX2: An ReRAM-based neural network accelerator that maximizes data reuse and area utilization. IEEE J. Emerg. Sel. Top. Circ. Syst. 9(2), 398\u2013410 (2019)","journal-title":"IEEE J. Emerg. Sel. Top. Circ. Syst."},{"key":"7_CR79","doi-asserted-by":"crossref","unstructured":"Mohanty, A., et al.: Random sparse adaptation for accurate inference with inaccurate multi-level RRAM arrays. In: IEDM. IEEE (2017)","DOI":"10.1109\/IEDM.2017.8268339"},{"issue":"3","key":"7_CR80","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/JETCAS.2020.3022920","volume":"10","author":"SM Nabavinejad","year":"2020","unstructured":"Nabavinejad, S.M., Baharloo, M., Chen, K.C., Palesi, M., Kogel, T., Ebrahimi, M.: An overview of efficient interconnection networks for deep neural network accelerators. IEEE J. Emerg. Sel. Top. Circ. Syst. 10(3), 268\u2013282 (2020)","journal-title":"IEEE J. Emerg. Sel. Top. Circ. Syst."},{"issue":"12","key":"7_CR81","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TCAD.2010.2061613","volume":"29","author":"UY Ogras","year":"2010","unstructured":"Ogras, U.Y., Bogdan, P., Marculescu, R.: An analytical approach for network-on-chip performance analysis. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 29(12), 2001\u20132013 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"7_CR82","doi-asserted-by":"crossref","unstructured":"Peng, X., Huang, S., Jiang, H., Lu, A., Yu, S.: DNN+ NeuroSim V2. 0: An end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 40(11), 2306\u20132319 (2020)","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"7_CR83","doi-asserted-by":"crossref","unstructured":"Peng, X., Huang, S., Luo, Y., Sun, X., Yu, S.: DNN+ NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies. In: 2019 IEEE International Electron Devices Meeting (IEDM), pp. 32\u201335 (2019)","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"7_CR84","doi-asserted-by":"crossref","unstructured":"Pisner, D.A., Schnyer, D.M.: Support vector machine. In: Machine Learning, pp. 101\u2013121. Elsevier (2020)","DOI":"10.1016\/B978-0-12-815739-8.00006-7"},{"key":"7_CR85","first-page":"4780","volume":"33","author":"E Real","year":"2019","unstructured":"Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image classifier architecture search. In: Proceedings of the AAAI Conference on Artificial Intelligence, vol. 33, pp. 4780\u20134789 (2019)","journal-title":"In: Proceedings of the AAAI Conference on Artificial Intelligence"},{"issue":"6","key":"7_CR86","doi-asserted-by":"publisher","first-page":"1045","DOI":"10.1109\/JPROC.2010.2040551","volume":"98","author":"R Rubinstein","year":"2010","unstructured":"Rubinstein, R., Bruckstein, A.M., Elad, M.: Dictionaries for sparse representation modeling. Proc. IEEE 98(6), 1045\u20131057 (2010)","journal-title":"Proc. IEEE"},{"key":"7_CR87","doi-asserted-by":"crossref","unstructured":"Saikia, J., Yin, S., Cherupally, S.K., Zhang, B., Meng, J., Seok, M., Seo, J.S.: Modeling and optimization of SRAM-based in-memory computing hardware design. In: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 942\u2013947. IEEE (2021)","DOI":"10.23919\/DATE51398.2021.9473973"},{"key":"7_CR88","unstructured":"Samajdar, A., Zhu, Y., Whatmough, P., Mattina, M., Krishna, T.: Scale-sim: systolic CNN accelerator simulator. Preprint (2018). arXiv:1811.02883"},{"issue":"1","key":"7_CR89","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/TNN.2008.2005605","volume":"20","author":"F Scarselli","year":"2008","unstructured":"Scarselli, F., Gori, M., Tsoi, A.C., Hagenbuchner, M., Monfardini, G.: The graph neural network model. IEEE Trans. Neural Networks 20(1), 61\u201380 (2008)","journal-title":"IEEE Trans. Neural Networks"},{"issue":"11","key":"7_CR90","doi-asserted-by":"publisher","first-page":"2673","DOI":"10.1109\/78.650093","volume":"45","author":"M Schuster","year":"1997","unstructured":"Schuster, M., Paliwal, K.K.: Bidirectional recurrent neural networks. IEEE Trans. Signal Process. 45(11), 2673\u20132681 (1997)","journal-title":"IEEE Trans. Signal Process."},{"key":"7_CR91","unstructured":"Seo, J.: Advances in digital vs. analog AI accelerators (2022). In: Tutorial at IEEE International Solid-State Circuits Conference (ISSCC)"},{"issue":"3","key":"7_CR92","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1145\/3007787.3001139","volume":"44","author":"A Shafiee","year":"2016","unstructured":"Shafiee, A., et al.: ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Comput. Archit. News 44(3), 14\u201326 (2016)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"7_CR93","unstructured":"Shao, Y.S., Clemons, J., Venkatesan, R., Zimmer, B., Fojtik, M., Jiang, N., Keller, B., Klinefelter, A., Pinckney, N., Raina, P., et al.: Simba: Scaling deep-learning inference with multi-chip-module-based architecture. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 14\u201327 (2019)"},{"key":"7_CR94","doi-asserted-by":"crossref","unstructured":"Si, X., Chen, J.J., Tu, Y.N., Huang, W.H., Wang, J.H., Chiu, Y.C., Wei, W.C., Wu, S.Y., Sun, X., Liu, R., et al.: 24.5 a twin-8t SRAM computation-in-memory macro for multiple-bit CNN-based machine learning. In: 2019 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 396\u2013398. IEEE (2019)","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"7_CR95","doi-asserted-by":"crossref","unstructured":"Simonovsky, M., Komodakis, N.: Graphvae: Towards generation of small graphs using variational autoencoders. In: International Conference on Artificial Neural Networks, pp. 412\u2013422. Springer (2018)","DOI":"10.1007\/978-3-030-01418-6_41"},{"key":"7_CR96","doi-asserted-by":"crossref","unstructured":"Song, L., Qian, X., Li, H., Chen, Y.: Pipelayer: A pipelined ReRAM-based accelerator for deep learning. In: 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 541\u2013552 (2017)","DOI":"10.1109\/HPCA.2017.55"},{"key":"7_CR97","doi-asserted-by":"crossref","unstructured":"Spetalnick, S.D., Chang, M., Crafton, B., Khwa, W.S., Chih, Y.D., Chang, M.F., Raychowdhury, A.: A 40nm 64kb 26.56 tops\/w 2.37 mb\/mm 2 rram binary\/compute-in-memory macro with 4.23 x improvement in density and >75% use of sensing dynamic range. In: 2022 IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, pp. 1\u20133. IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731725"},{"key":"7_CR98","doi-asserted-by":"crossref","unstructured":"Su, J.W., Si, X., Chou, Y.C., Chang, T.W., Huang, W.H., Tu, Y.N., Liu, R., Lu, P.J., Liu, T.W., Wang, J.H., et al.: 15.2 a 28nm 64kb inference-training two-way transpose multibit 6t SRAM compute-in-memory macro for AI edge chips. In: 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 240\u2013242. IEEE (2020)","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"7_CR99","doi-asserted-by":"crossref","unstructured":"Sun, Y., et al.: Unary coding and variation-aware optimal mapping scheme for reliable ReRAM-based neuromorphic computing. TCAD (2021)","DOI":"10.1109\/TCAD.2021.3051856"},{"key":"7_CR100","unstructured":"Sutskever, I., Vinyals, O., Le, Q.V.: Sequence to sequence learning with neural networks. In: Advances in Neural Information Processing Systems, pp. 3104\u20133112 (2014)"},{"key":"7_CR101","doi-asserted-by":"crossref","unstructured":"Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D., Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 1\u20139 (2015)","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"7_CR102","doi-asserted-by":"crossref","unstructured":"Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le, Q.V.: Mnasnet: Platform-aware neural architecture search for mobile. In: Proceedings of the IEEE\/CVF Conference on Computer Vision and Pattern Recognition, pp. 2820\u20132828 (2019)","DOI":"10.1109\/CVPR.2019.00293"},{"key":"7_CR103","doi-asserted-by":"crossref","unstructured":"Valavi, H., Ramadge, P.J., Nestler, E., Verma, N.: A 64-tile 2.4-mb in-memory-computing CNN accelerator employing charge-domain compute. IEEE J. Solid State Circ. 54(6), 1789\u20131799 (2019)","DOI":"10.1109\/JSSC.2019.2899730"},{"issue":"1","key":"7_CR104","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/JSSC.2020.3036341","volume":"56","author":"P Vivet","year":"2020","unstructured":"Vivet, P., Guthmuller, E., Thonnart, Y., Pillonnet, G., Fuguet, C., Miro-Panades, I., Moritz, G., Durupt, J., Bernard, C., Varreau, D., et al.: IntAct: A 96-core processor with six chiplets 3D-stacked on an active interposer with distributed interconnects and integrated power management. IEEE J. Solid State Circ. 56(1), 79\u201397 (2020)","journal-title":"IEEE J. Solid State Circ."},{"key":"7_CR105","doi-asserted-by":"crossref","unstructured":"Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y., Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neural architecture search. In: Proceedings of the IEEE\/CVF Conference on Computer Vision and Pattern Recognition, pp. 10734\u201310742 (2019)","DOI":"10.1109\/CVPR.2019.01099"},{"key":"7_CR106","unstructured":"Xu, K., Hu, W., Leskovec, J., Jegelka, S.: How powerful are graph neural networks? Preprint (2018). arXiv:1810.00826"},{"key":"7_CR107","doi-asserted-by":"crossref","unstructured":"Yang, X., et al.: Multi-objective optimization of ReRAM crossbars for robust DNN inferencing under stochastic noise. In: ICCAD. IEEE\/ACM (2021)","DOI":"10.1109\/ICCAD51958.2021.9643444"},{"key":"7_CR108","doi-asserted-by":"crossref","unstructured":"Yin, S., Jiang, Z., Kim, M., Gupta, T., Seok, M., Seo, J.s.: Vesti: energy-efficient in-memory computing accelerator for deep neural networks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(1), 48\u201361 (2019)","DOI":"10.1109\/TVLSI.2019.2940649"},{"issue":"6","key":"7_CR109","first-page":"1733","volume":"55","author":"S Yin","year":"2020","unstructured":"Yin, S., Jiang, Z., Seo, J.S., Seok, M.: XNOR-SRAM: In-memory computing sram macro for binary\/ternary deep neural networks. IEEE J. Solid State Circ. 55(6), 1733\u20131743 (2020)","journal-title":"IEEE J. Solid State Circ."},{"key":"7_CR110","doi-asserted-by":"crossref","unstructured":"Yin, S., Zhang, B., Kim, M., Saikia, J., Kwon, S., Myung, S., Kim, H., Kim, S.J., Seok, M., Seo, J.s.: Pimca: A 3.4-mb programmable in-memory computing accelerator in 28nm for on-chip DNN inference. In: 2021 Symposium on VLSI Technology, pp. 1\u20132. IEEE (2021)","DOI":"10.23919\/VLSICircuits52068.2021.9492403"},{"issue":"8","key":"7_CR111","doi-asserted-by":"publisher","first-page":"2560","DOI":"10.1109\/JSSC.2022.3148273","volume":"57","author":"J Yue","year":"2022","unstructured":"Yue, J., Liu, Y., Yuan, Z., Feng, X., He, Y., Sun, W., Zhang, Z., Si, X., Liu, R., Wang, Z., et al.: Sticker-im: A 65 nm computing-in-memory NN processor using block-wise sparsity optimization and inter\/intra-macro data reuse. IEEE J. Solid State Circ. 57(8), 2560\u20132573 (2022)","journal-title":"IEEE J. Solid State Circ."},{"issue":"4","key":"7_CR112","doi-asserted-by":"publisher","first-page":"915","DOI":"10.1109\/JSSC.2016.2642198","volume":"52","author":"J Zhang","year":"2017","unstructured":"Zhang, J., Wang, Z., Verma, N.: In-memory computation of a machine-learning classifier in a standard 6t SRAM array. IEEE J. Solid State Circ. 52(4), 915\u2013924 (2017)","journal-title":"IEEE J. Solid State Circ."},{"issue":"11","key":"7_CR113","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TED.2006.884077","volume":"53","author":"W Zhao","year":"2006","unstructured":"Zhao, W., Cao, Y.: New generation of predictive technology model for Sub-45 nm early design exploration. IEEE Trans. Electron Dev. 53(11), 2816\u20132823 (2006)","journal-title":"IEEE Trans. Electron Dev."},{"key":"7_CR114","unstructured":"Zhou, C., Kadambi, P., Mattina, M., Whatmough, P.N.: Noisy machines: understanding noisy neural networks and enhancing robustness to analog hardware errors using distillation. Preprint (2020). arXiv:2001.04974"},{"key":"7_CR115","doi-asserted-by":"crossref","unstructured":"Zhou, D., Zhou, X., Zhang, W., Loy, C.C., Yi, S., Zhang, X., Ouyang, W.: Econas: Finding proxies for economical neural architecture search. In: Proceedings of the IEEE\/CVF Conference on Computer Vision and Pattern Recognition, pp. 11396\u201311404 (2020)","DOI":"10.1109\/CVPR42600.2020.01141"},{"key":"7_CR116","doi-asserted-by":"crossref","unstructured":"Zhu, Z., Sun, H., Qiu, K., Xia, L., Krishnan, G., Dai, G., Niu, D., Chen, X., Hu, X.S., Cao, Y., et al.: MNSIM 2.0: A behavior-level modeling tool for memristor-based neuromorphic computing systems. In: Proceedings of the 2020 on Great Lakes Symposium on VLSI, pp. 83\u201388 (2020)","DOI":"10.1145\/3386263.3407647"},{"key":"7_CR117","doi-asserted-by":"crossref","unstructured":"Zoph, B., Vasudevan, V., Shlens, J., Le, Q.V.: Learning transferable architectures for scalable image recognition. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 8697\u20138710 (2018)","DOI":"10.1109\/CVPR.2018.00907"}],"container-title":["Embedded Machine Learning for Cyber-Physical, IoT, and Edge Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-19568-6_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:22:17Z","timestamp":1730226137000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-19568-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,1]]},"ISBN":["9783031195679","9783031195686"],"references-count":117,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-19568-6_7","relation":{},"subject":[],"published":{"date-parts":[[2023,10,1]]},"assertion":[{"value":"1 October 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}