{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:01:15Z","timestamp":1776783675387,"version":"3.51.2"},"publisher-location":"Cham","reference-count":32,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031199820","type":"print"},{"value":"9783031199837","type":"electronic"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-19983-7_3","type":"book-chapter","created":{"date-parts":[[2022,10,27]],"date-time":"2022-10-27T14:07:03Z","timestamp":1666879623000},"page":"32-46","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A Runtime Programmable Accelerator for\u00a0Convolutional and\u00a0Multilayer Perceptron Neural Networks on\u00a0FPGA"],"prefix":"10.1007","author":[{"given":"Ehsan","family":"Kabir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arpan","family":"Poudel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeyad","family":"Aklah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miaoqing","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Andrews","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,10,27]]},"reference":[{"issue":"2","key":"3_CR1","doi-asserted-by":"publisher","first-page":"350","DOI":"10.3390\/s19020350","volume":"19","author":"M Zhao","year":"2019","unstructured":"Zhao, M., Hu, C., Wei, F., Wang, K., Wang, C., Jiang, Y.: Real-time underwater image recognition with FPGA embedded system for convolutional neural network. Sensors 19(2), 350 (2019)","journal-title":"Sensors"},{"issue":"2","key":"3_CR2","doi-asserted-by":"publisher","first-page":"949","DOI":"10.11591\/ijeecs.v14.i2.pp949-956","volume":"14","author":"LY Ann","year":"2019","unstructured":"Ann, L.Y., Ehkan, P., Mashor, M.Y., Sharun, S.M.: FPGA-based architecture of hybrid multilayered perceptron neural network. Indonesian J. Electr. Eng. Comput. Sci. 14(2), 949\u2013956 (2019)","journal-title":"Indonesian J. Electr. Eng. Comput. Sci."},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Ngo, D.M., Temko, A., Murphy, C.C., Popovici, E. FPGA hardware acceleration framework for anomaly-based intrusion detection system in IoT. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL), pp. 69\u201375 (2021)","DOI":"10.1109\/FPL53798.2021.00020"},{"issue":"1","key":"3_CR4","doi-asserted-by":"publisher","first-page":"132","DOI":"10.3934\/mbe.2021007","volume":"18","author":"W Jiang","year":"2021","unstructured":"Jiang, W., et al.: Wearable on-device deep learning system for hand gesture recognition based on FPGA accelerator. Math. Biosc. Eng. 18(1), 132\u2013153 (2021)","journal-title":"Math. Biosc. Eng."},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Krips, M., Lammert, T., Kummert, A.: FPGA implementation of a neural network for a real-time hand tracking system. In: 2002 Proceedings of the First IEEE International Workshop on Electronic Design, Test and Applications, pp. 313\u2013317 (2002)","DOI":"10.1109\/DELTA.2002.994637"},{"key":"3_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1007\/978-3-642-33269-2_15","volume-title":"Artificial Neural Networks and Machine Learning \u2013 ICANN 2012","author":"K Cheung","year":"2012","unstructured":"Cheung, K., Schultz, S.R., Luk, W.: A large-scale spiking neural network accelerator for FPGA systems. In: Villa, A.E.P., Duch, W., \u00c9rdi, P., Masulli, F., Palm, G. (eds.) ICANN 2012. LNCS, vol. 7552, pp. 113\u2013120. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-3-642-33269-2_15"},{"key":"3_CR7","doi-asserted-by":"publisher","first-page":"1072","DOI":"10.1016\/j.neucom.2017.09.046","volume":"275","author":"S Liang","year":"2018","unstructured":"Liang, S., Yin, S., Liu, L., Luk, W., Wei, S.: FP-BNN: binarized neural network on FPGA. Neurocomputing 275, 1072\u20131086 (2018)","journal-title":"Neurocomputing"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Umuroglu, Y., et al.: FINN: a framework for fast, scalable binarized neural network inference. In Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 65\u201374 (2017)","DOI":"10.1145\/3020078.3021744"},{"issue":"7553","key":"3_CR9","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1038\/nature14539","volume":"521","author":"Y LeCun","year":"2015","unstructured":"LeCun, Y., Bengio, Y., Hinton, G.: Deep learning. Nature 521(7553), 436\u2013444 (2015)","journal-title":"Nature"},{"key":"3_CR10","unstructured":"Wu, C.J., et al.: Machine learning at Facebook: understanding inference at the edge. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 331\u2013344. IEEE (2019)"},{"issue":"3","key":"3_CR11","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2018.032271057","volume":"38","author":"N Jouppi","year":"2018","unstructured":"Jouppi, N., Young, C., Patil, N., Patterson, D.: Motivation for and evaluation of the first tensor processing unit. IEEE Micro 38(3), 10\u201319 (2018)","journal-title":"IEEE Micro"},{"key":"3_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/978-3-319-16214-0_39","volume-title":"Applied Reconfigurable Computing","author":"Z Aklah","year":"2015","unstructured":"Aklah, Z., Andrews, D.: A flexible multilayer perceptron co-processor for FPGAs. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) ARC 2015. LNCS, vol. 9040, pp. 427\u2013434. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_39"},{"key":"3_CR13","unstructured":"Majumder, K., Bondhugula, U.: A flexible FPGA accelerator for convolutional neural networks. arXiv preprint arXiv:1912.07284 (2019)"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Sanaullah, A., Yang, C., Alexeev, Y., Yoshii, K., Herbordt, M.C.: Application aware tuning of reconfigurable multi-layer perceptron architectures. In: 2018 IEEE High Performance extreme Computing Conference (HPEC), pp. 1\u20139. IEEE (2018)","DOI":"10.1109\/HPEC.2018.8547521"},{"key":"3_CR15","doi-asserted-by":"publisher","unstructured":"Fine, T.L.: Feedforward Neural Network Methodology. Springer, Cham (2006). https:\/\/doi.org\/10.1007\/b97705","DOI":"10.1007\/b97705"},{"key":"3_CR16","unstructured":"Stanford University. cs231n convolutional neural network for visual recognition"},{"issue":"3","key":"3_CR17","first-page":"513","volume":"36","author":"C Wang","year":"2016","unstructured":"Wang, C., Gong, L., Qi, Yu., Li, X., Xie, Y., Zhou, X.: DLAU: a scalable deep learning accelerator unit on FPGA. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 36(3), 513\u2013517 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"3_CR18","doi-asserted-by":"publisher","first-page":"76084","DOI":"10.1109\/ACCESS.2019.2920885","volume":"7","author":"LD Medus","year":"2019","unstructured":"Medus, L.D., Iakymchuk, T., Frances-Villora, J.V., Bataller-Mompe\u00e1n, M., Rosado-Mu\u00f1oz, A.: A novel systolic parallel hardware architecture for the FPGA acceleration of feedforward neural networks. IEEE Access 7, 76084\u201376103 (2019)","journal-title":"IEEE Access"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Abdelsalam, A.M., Boulet, F., Demers, G., Langlois, J.P., Cheriet, F.: An efficient FPGA-based overlay inference architecture for fully connected DNNs. In: 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20136. IEEE (2018)","DOI":"10.1109\/RECONFIG.2018.8641735"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Huynh, T.V.: Deep neural network accelerator based on FPGA. In: 2017 4th NAFOSTED Conference on Information and Computer Science, pp. 254\u2013257 (2017)","DOI":"10.1109\/NAFOSTED.2017.8108073"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Basterretxea, K., Echanobe, J., del Campo, I.: A wearable human activity recognition system on a chip. In: Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, pp. 1\u20138. IEEE (2014)","DOI":"10.1109\/DASIP.2014.7115600"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Si, J., Harris, S.L., Yfantis, E.: A dynamic ReLU on neural network. In: 2018 IEEE 13th Dallas Circuits and Systems Conference (DCAS), pp. 1\u20136. IEEE (2018)","DOI":"10.1109\/DCAS.2018.8620116"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Fazakas, A., Neag, M., Festila, L.: Block RAM versus distributed RAM implementation of SVM classifier on FPGA. In: 2006 International Conference on Applied Electronics, pp. 43\u201346 (2006)","DOI":"10.1109\/AE.2006.4382960"},{"key":"3_CR24","unstructured":"Python productivity for zynq. http:\/\/www.pynq.io\/board.html"},{"issue":"1","key":"3_CR25","doi-asserted-by":"publisher","first-page":"105","DOI":"10.3390\/electronics11010105","volume":"11","author":"AS Hussein","year":"2022","unstructured":"Hussein, A.S., Anwar, A., Fahmy, Y., Mostafa, H., Salama, K.N., Kafafy, M.: Implementation of a DPU-based intelligent thermal imaging hardware accelerator on FPGA. Electronics 11(1), 105 (2022)","journal-title":"Electronics"},{"issue":"22","key":"3_CR26","doi-asserted-by":"publisher","first-page":"2859","DOI":"10.3390\/electronics10222859","volume":"10","author":"M Cho","year":"2021","unstructured":"Cho, M., Kim, Y.: FPGA-based convolutional neural network accelerator with resource-optimized approximate multiply-accumulate unit. Electronics 10(22), 2859 (2021)","journal-title":"Electronics"},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"Cho, M., Kim, Y.: Implementation of data-optimized FPGA-based accelerator for convolutional neural network. In: 2020 International Conference on Electronics, Information, and Communication (ICEIC), pp. 1\u20132 (2020)","DOI":"10.1109\/ICEIC49074.2020.9050993"},{"issue":"1","key":"3_CR28","first-page":"250","volume":"68","author":"T Yuan","year":"2021","unstructured":"Yuan, T., Liu, W., Han, J., Lombardi, F.: High performance CNN accelerators based on hardware and algorithm co-optimization. IEEE Trans. Circ. Syst. I: Regul. Pap. 68(1), 250\u2013263 (2021)","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"key":"3_CR29","doi-asserted-by":"crossref","unstructured":"Bhowmik, P., Pantho, J.H., Mbongue, J.M., Bobda, C.: ESCA: event-based split-CNN architecture with data-level parallelism on ultrascale+ FPGA. In: 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 176\u2013180 (2021)","DOI":"10.1109\/FCCM51124.2021.00028"},{"key":"3_CR30","doi-asserted-by":"publisher","first-page":"102990","DOI":"10.1016\/j.micpro.2020.102990","volume":"73","author":"PG Mousouliotis","year":"2020","unstructured":"Mousouliotis, P.G., Petrou, L.P.: CNN-grinder: from algorithmic to high-level synthesis descriptions of CNNS for low-end-low-cost FPGA socs. Microprocess. Microsyst. 73, 102990 (2020)","journal-title":"Microprocess. Microsyst."},{"key":"3_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1007\/978-3-319-78890-6_5","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"PG Mousouliotis","year":"2018","unstructured":"Mousouliotis, P.G., Petrou, L.P.: SqueezeJet: high-level synthesis accelerator design for deep convolutional neural networks. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P.C. (eds.) ARC 2018. LNCS, vol. 10824, pp. 55\u201366. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-78890-6_5"},{"key":"3_CR32","doi-asserted-by":"crossref","unstructured":"Flamis, G., Kalapothas, S., Kitsos, P.: Workflow on CNN utilization and inference in FPGA for embedded applications: 6th south-east Europe design automation, computer engineering, computer networks and social media conference (seeda-cecnsm 2021). In: 2021 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM), pp. 1\u20136 (2021)","DOI":"10.1109\/SEEDA-CECNSM53056.2021.9566259"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-19983-7_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T17:38:15Z","timestamp":1728236295000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-19983-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031199820","9783031199837"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-19983-7_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"27 October 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 September 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 September 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/nicsefc.ee.tsinghua.edu.cn\/nics_file\/news\/file\/73e62fdd-def8-4bf7-b66e-bc72272bf7c0.pdf","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Open","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"13","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"81% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}