{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T05:00:57Z","timestamp":1742965257371,"version":"3.40.3"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031199820"},{"type":"electronic","value":"9783031199837"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-19983-7_7","type":"book-chapter","created":{"date-parts":[[2022,10,27]],"date-time":"2022-10-27T14:07:03Z","timestamp":1666879623000},"page":"87-102","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-Extended General Purpose Computer Architecture"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7452-7150","authenticated-orcid":false,"given":"Philippos","family":"Papaphilippou","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5410-1646","authenticated-orcid":false,"given":"Myrtle","family":"Shah","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,10,27]]},"reference":[{"key":"7_CR1","unstructured":"RISC-V \u201cV\u201d Vector Extension, Version 0.9 (2020)"},{"key":"7_CR2","unstructured":"RISC-V \u201cB\u201d Bitmanip Extension, Version 0.94-draft (2021)"},{"key":"7_CR3","unstructured":"Waterman, A., Asanovic, K.: The RISC-V instruction set manual, volume I: Unprivileged ISA, version 20191214-draft. RISC-V Foundation, Technical report (2020)"},{"key":"7_CR4","unstructured":"Achronix Semiconductor Corp.: Speedcore architecture. https:\/\/www.achronix.com\/speedcore-architecture. Accessed 10 Apr 2022"},{"key":"7_CR5","unstructured":"Ahmed, S.Z.: eFPGAs: Architectural explorations, system integration & a visionary industrial survey of programmable technologies. Ph.D. dissertation, Universit\u00e9 Montpellier II-Sciences et Techniques du Languedoc (2011)"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Akshintala, A., Jain, B., Tsai, C.-C., Ferdman, M., Porter, D.E.: X86-64 instruction usage among C\/C++ applications. In: Proceedings of the 12th ACM International Conference on Systems and Storage, pp. 68\u201379 (2019)","DOI":"10.1145\/3319647.3325833"},{"issue":"2","key":"7_CR7","first-page":"19","volume":"42","author":"G Alonso","year":"2019","unstructured":"Alonso, G., Istvan, Z., Kara, K., Owaida, M., Sidler, D.: doppioDB 1.0: machine learning inside a relational engine. IEEE Data Eng. Bull. 42(2), 19\u201331 (2019)","journal-title":"IEEE Data Eng. Bull."},{"key":"7_CR8","unstructured":"Barry, R.: FreeRTOS reference manual: API functions and configuration options. Real Time Engineers Limited (2009)"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Bauer, L., Shafique, M., Henkel, J.: RISPP: a run-time adaptive reconfigurable embedded processor. In: 2009 International Conference on Field Programmable Logic and Applications, pp. 725\u2013726. IEEE (2009)","DOI":"10.1109\/FPL.2009.5272323"},{"key":"7_CR10","unstructured":"Bordawekar, R., Bondhugula, U., Rao, R.: Can cpus match GPUs on performance with productivity?: experiences with optimizing a flop-intensive application on CPUs and GPU. IBM Research Report, RC25033, Technical report (2010)"},{"issue":"3","key":"7_CR11","doi-asserted-by":"publisher","first-page":"2082","DOI":"10.1007\/s11227-019-02840-7","volume":"76","author":"JM Cebrian","year":"2020","unstructured":"Cebrian, J.M., Natvig, L., Jahre, M.: Scalability analysis of AVX-512 extensions. J. Supercomput. 76(3), 2082\u20132097 (2020)","journal-title":"J. Supercomput."},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Chang, Y.-J.: Exploiting frequent opcode locality for power efficient instruction cache. In: Proceedings of the 18th ACM Great Lakes Symposium on VLSI, pp. 399\u2013402 (2008)","DOI":"10.1145\/1366110.1366205"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Clark, N., Blome, J., Chu, M., Mahlke, S., Biles, S., Flautner, K.: An architecture framework for transparent instruction set customization in embedded processors. In: 32nd International Symposium on Computer Architecture (ISCA 2005), pp. 272\u2013283. IEEE (2005)","DOI":"10.1145\/1080695.1069993"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Gottschlag, M., Schmidt, T., Bellosa, F.: AVX overhead profiling: How much does your fast code slow you down? In: Proceedings of the 11th ACM SIGOPS Asia-Pacific Workshop on Systems, Series APSys 2020, pp. 59\u201366. ACM (2020)","DOI":"10.1145\/3409963.3410488"},{"key":"7_CR15","unstructured":"Grosbach, J.H., Conner, J.M., Catherwood, M.: Modified harvard architecture processor having program memory space mapped to data memory space. US Patent 6,728,856, 27 April 2004"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Hauser, J.R., Wawrzynek, J.: Garp: a MIPS processor with a reconfigurable coprocessor. In: Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No. 97TB100186), pp. 12\u201321. IEEE (1997)","DOI":"10.1109\/FPGA.1997.624600"},{"key":"7_CR17","unstructured":"Intel (R), Intel (R): Intel intrinsics guide. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/"},{"key":"7_CR18","doi-asserted-by":"crossref","unstructured":"Koch, D., Dao, N., Healy, B., Yu, J., Attwood, A.: FABulous: an embedded FPGA framework. In: The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 45\u201356 (2021)","DOI":"10.1145\/3431920.3439302"},{"issue":"6","key":"7_CR19","doi-asserted-by":"publisher","first-page":"190","DOI":"10.1145\/1064978.1065034","volume":"40","author":"C-K Luk","year":"2005","unstructured":"Luk, C.-K., et al.: Pin: building customized program analysis tools with dynamic instrumentation. ACM Sigplan Not. 40(6), 190\u2013200 (2005)","journal-title":"ACM Sigplan Not."},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Ordaz, J.R.G., Koch, D.: A soft dual-processor system with a partially run-time reconfigurable shared 128-bit SIMD engine. In: 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 1\u20138. IEEE (2018)","DOI":"10.1109\/ASAP.2018.8445115"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Papaphilippou, P., Luk, W.: Accelerating database systems using FPGAs: a survey. In: 2018 28th International Conference on Field Programmable Logic and Applications (FPL), pp. 125\u2013130. IEEE (2018)","DOI":"10.1109\/FPL.2018.00030"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Papaphilippou, P., Kelly Paul, H.J., Luk, W.: Simodense: a RISC-V softcore optimised for exploring custom SIMD instructions. In: 2021 31st International Conference on Field-Programmable Logic and Applications (FPL), pp. 391\u2013397 (2021)","DOI":"10.1109\/FPL53798.2021.00082"},{"key":"7_CR23","unstructured":"Patterson, D., Bennett, J., Dabbelt, P., Garlati, C., Madhusudan, G., Mudge, T.: Embench: a modern embedded benchmark suite (2020)"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Shah, D., Hung, E., Wolf, C., Bazanski, S., Gisselquist, D., Milanovic, M.: Yosys+nextpnr: an open source framework from verilog to bitstream for commercial FPGAs. In: IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2019)","DOI":"10.1109\/FCCM.2019.00010"},{"issue":"2","key":"7_CR25","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MM.2020.2974217","volume":"40","author":"D Suggs","year":"2020","unstructured":"Suggs, D., Subramony, M., Bouvier, D.: The AMD \u201cZen 2\u2019\u2019 processor. IEEE Micro 40(2), 45\u201352 (2020)","journal-title":"IEEE Micro"},{"key":"7_CR26","unstructured":"Wang, Y.E., Wei, G.-Y., Brooks, D.: Benchmarking TPU, GPU, and CPU platforms for deep learning. arXiv preprint arXiv:1907.10701 (2019)"},{"key":"7_CR27","doi-asserted-by":"crossref","unstructured":"Wirthlin, M.J., Hutchings, B.L.: DISC: the dynamic instruction set computer. In: Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, vol. 2607, pp. 92\u2013103. SPIE (1995)","DOI":"10.1117\/12.221328"},{"key":"7_CR28","unstructured":"Wolf, C.: PicoRV32-a size-optimized RISC-V CPU (2019)"},{"key":"7_CR29","unstructured":"Xilinx Inc.: Vivado Design Suite User Guide, Partial Reconfiguration - UG909 (v2018.1) (2018)"},{"issue":"2","key":"7_CR30","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1145\/342001.339687","volume":"28","author":"ZA Ye","year":"2000","unstructured":"Ye, Z.A., Moshovos, A., Hauck, S., Banerjee, P.: CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit. ACM SIGARCH Comput. Archit. News 28(2), 225\u2013235 (2000)","journal-title":"ACM SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-19983-7_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T17:39:16Z","timestamp":1728236356000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-19983-7_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031199820","9783031199837"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-19983-7_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"27 October 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 September 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 September 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/nicsefc.ee.tsinghua.edu.cn\/nics_file\/news\/file\/73e62fdd-def8-4bf7-b66e-bc72272bf7c0.pdf","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Open","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"13","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"81% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}