{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T01:49:05Z","timestamp":1742953745201,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_1","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:22:24Z","timestamp":1671196944000},"page":"3-11","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FEM Modeling of Thermal Aspect of Dielectric Inserted Under Source & Drain of 5 nm Nanosheet"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7182-5363","authenticated-orcid":false,"given":"Vivek","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Jyoti","family":"Patel","sequence":"additional","affiliation":[]},{"given":"Arnab","family":"Datta","sequence":"additional","affiliation":[]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"issue":"10","key":"1_CR1","doi-asserted-by":"publisher","first-page":"3125","DOI":"10.1109\/TED.2015.2461457","volume":"62","author":"C Pan","year":"2015","unstructured":"Pan, C., et al.: Technology\/system codesign and benchmarking for lateral and vertical GAA nanowire FETs at 5-nm technology node. IEEE Trans. Electron Device 62(10), 3125\u20133132 (2015)","journal-title":"IEEE Trans. Electron Device"},{"issue":"12","key":"1_CR2","doi-asserted-by":"publisher","first-page":"3945","DOI":"10.1109\/TED.2015.2487367","volume":"62","author":"P Zheng","year":"2015","unstructured":"Zheng, P., Connelly, D., Ding, F., Liu, T.-J.K.: FinFET evolution toward stacked-nanowire FET for CMOS technology scaling. IEEE Trans. Electron Device 62(12), 3945\u20133950 (2015)","journal-title":"IEEE Trans. Electron Device"},{"issue":"6","key":"1_CR3","doi-asserted-by":"publisher","first-page":"2707","DOI":"10.1109\/TED.2017.2695455","volume":"64","author":"D Jang","year":"2017","unstructured":"Jang, D., et al.: Device exploration of nanosheet transistors for sub-7-nm technology node. IEEE Trans. Electron Devices 64(6), 2707\u20132713 (2017)","journal-title":"IEEE Trans. Electron Devices"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Chhabria, V.A., Sapatnekar, S.S.: Impact of self-heating on performance and reliability in FinFET and GAAFET designs. In: IEEE 20th International Symposium on Quality Electronic Design, pp. 235\u2013240. IEEE USA (2019)","DOI":"10.1109\/ISQED.2019.8697786"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Xu, C., Kolluri, S.K., Endo, K., Banerjee, K.: Analytical thermal model for self-heating in advanced FinFET devices with implications for design and reliability. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 32(7), 1045\u20131058 (2013)","DOI":"10.1109\/TCAD.2013.2248194"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Ahn, W., Jiang, C., Xu, J., Alam, M.A.: A new framework of physics-based compact model predicts reliability of self-heated modern ICs: FinFET, NWFET, NSHFET comparison. In: IEDM Tech. Dig., pp. 1\u20134. IEEE, USA (2017)","DOI":"10.1109\/IEDM.2017.8268386"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Chen, W., Cai, L., Wang, K., Zhang, X., Liu, X., Du, G.: Self-heating induced variability and reliability in nanosheet-FETs based SRAM. In: International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 1\u20134. IEEE, Singapore (2018)","DOI":"10.1109\/IPFA.2018.8452601"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Cai, L., Chen, W., Du, G., Kang, J., Zhang, X., Liu, X.: Investigation of self-heating effect on stacked nanosheet GAA transistors. In: Proceedings International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), pp. 1\u20132. IEEE, Taiwan (2018)","DOI":"10.1109\/VLSI-TSA.2018.8403821"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Cai, L., et al.: A physics-based thermal model of nanosheet MOSFETs for device-circuit co-design. In: IEDM Tech. Dig., pp. 1\u20134. IEEE, San Francisco (2018)","DOI":"10.1109\/IEDM.2018.8614576"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Kang, M.J., Myeong, I., Kang, M., Shin, H.: Analysis of DC self-heating effect in stacked nanosheet gate-all-around transistor. In: Proceeding 2nd Electron Devices Technology and Manufacturing Conference (EDTM), pp. 343\u2013345. IEEE, Japan (2018)","DOI":"10.1109\/EDTM.2018.8421495"},{"issue":"10","key":"1_CR11","doi-asserted-by":"publisher","first-page":"4493","DOI":"10.1109\/TED.2020.3017567","volume":"67","author":"S Venkateswarlu","year":"2020","unstructured":"Venkateswarlu, S., Nayak, K.: Hetero-interfacial thermal resistance effects on device performance of stacked gate-all-around nanosheet FET. IEEE Trans. Electron Devices 67(10), 4493\u20134499 (2020)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"6","key":"1_CR12","doi-asserted-by":"publisher","first-page":"2249","DOI":"10.1109\/TED.2020.2988655","volume":"67","author":"R Liu","year":"2020","unstructured":"Liu, R., Li, X., Sun, Y., Shi, Y.: A vertical combo spacer to optimize electrothermal characteristics of 7-nm nanosheet gate-all-around transistor. IEEE Trans. Electron Devices 67(6), 2249\u20132254 (2020)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"1_CR13","doi-asserted-by":"publisher","first-page":"1913","DOI":"10.1109\/LED.2019.2945474","volume":"40","author":"C-C Chung","year":"2019","unstructured":"Chung, C.-C., Ye, H.-Y., Lin, H.H., Wan, W.K., Yang, M.-T., Liu, C.W.: Self-heating induced interchannel Vt difference of vertically stacked Si nanosheet gate-all-around MOSFETs. IEEE Electron Device Lett. 40(12), 1913\u20131916 (2019)","journal-title":"IEEE Electron Device Lett."},{"key":"1_CR14","unstructured":"Loubet, N., et al.: Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In: 2017 Symposium on VLSI Technology, pp. T230\u2013T231. IEEE, Japan (2017)"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Jegadheesan, V., Sivasankaran, K.A.: Source\/drain-on-insulator structure to improve the performance of stacked nanosheet field-effect transistors. J. Comput. Electron. 19, 1136\u20131143 (2020)","DOI":"10.1007\/s10825-020-01502-9"},{"key":"1_CR16","unstructured":"TCAD Sentaurus Suite, Version O-2018.06, Synopsys, Mountain View, CA, USA (2012)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T14:38:24Z","timestamp":1671201504000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_1","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}