{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:44:43Z","timestamp":1742913883584,"version":"3.40.3"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_10","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:22:24Z","timestamp":1671196944000},"page":"107-117","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["i-MAX: Just-In-Time Wakeup of\u00a0Maximally Gated Router for\u00a0Power Efficient Multiple NoC"],"prefix":"10.1007","author":[{"family":"Neelkamal","sequence":"first","affiliation":[]},{"given":"Sonal","family":"Yadav","sequence":"additional","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Karkar, A., Dahir, N., Mak, T., Tong, K.: Thermal and Performance efficient on-chip surface-wave communication for many-core systems in dark silicon era. In: J. Emerg. Technol. Comput. Syst. 18(3), 18 (2022)","DOI":"10.1145\/3501771"},{"issue":"5","key":"10_CR2","doi-asserted-by":"publisher","first-page":"6664","DOI":"10.1007\/s11227-021-04098-4","volume":"78","author":"S Yadav","year":"2021","unstructured":"Yadav, S., Raj, R.: Power efficient network selector placement in control plane of multiple networks-on-chip. J. Supercomputing 78(5), 6664\u20136695 (2021). https:\/\/doi.org\/10.1007\/s11227-021-04098-4","journal-title":"J. Supercomputing"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Noh, S., Ngo, V., Jao, H., Choi, H.: Multiplane virtual channel router for network-on-chip design. In: First International Conference on Communications and Electronics, pp. 348\u2013351 (2006)","DOI":"10.1109\/CCE.2006.350796"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Yadav, S., Laxmi, V., Gaur, M.: Multiple-NoC exploration and customization for energy efficient traffic distribution. In: IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), Salt Lake City, UT, USA (2020)","DOI":"10.1109\/VLSI-SOC46417.2020.9344101"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Neelkamal, Yadav, S., Kapoor, H.: Lightweight message encoding of power-gating controller for on-time wakeup of gated router in network-on-chip. In: 9th International Symposium on Embedded Computing and System Design (ISED), pp. 1\u20136 (2019)","DOI":"10.1109\/ISED48680.2019.9096253"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Wang, P., Niknam, S., Wang, Z., Stefanov, T.: A novel approach to reduce packet latency increase caused by power gating in network-on-chip. In: Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip, pp. 1\u20138 (2017)","DOI":"10.1145\/3130218.3130220"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Farrokhbakht, H., Taram, M., Khaleghi, B., Hessabi, S.: Toot: an efficient and scalable power-gating method for NoC routers. In: Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS), pp. 1\u20138 (2016)","DOI":"10.1109\/NOCS.2016.7579326"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Chen, L., Zhu, D., Pedram, M., Pinkston, T.: Power punch: towards non-blocking power-gating of NoC routers. In: IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp. 378\u2013389 (2015)","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Qureshi, Y.M., Simon, W., Zapater, M., Olcoz, K., Atienza, D.: Gem5-x: a many-core heterogeneous simulation platform for architectural exploration and optimization. ACM Trans. Archit. Code Optim. (TACO) 18(4), 1\u201327 (2021)","DOI":"10.1145\/3461662"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Chen, L., Zhu, D., Pedram, M., Pinkston, T.: Simulation of NoC power-gating: requirements, optimizations, and the agate simulator. J. Parallel Distrib. Comput. 95, 69\u201378 (2016)","DOI":"10.1016\/j.jpdc.2016.03.006"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Sun, C., et al.: DSENT-A tool connecting emerging photonics with electronics for opto-electronic networks-on chip modeling. In: IEEE\/ACM 6th International Symposium on Networks-on-Chip. IEEE, pp. 201\u2013210 (2012)","DOI":"10.1109\/NOCS.2012.31"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T14:39:08Z","timestamp":1671201548000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_10","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}