{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T10:11:18Z","timestamp":1743070278184,"version":"3.40.3"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_22","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:22:24Z","timestamp":1671196944000},"page":"249-261","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Online Testing Technique for the Detection of Control Nodes Displacement Faults (CNDF) in Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Bappaditya","family":"Mondal","sequence":"first","affiliation":[]},{"given":"Udit Narayana","family":"Kar","sequence":"additional","affiliation":[]},{"given":"Chandan","family":"Bandyopadhyay","sequence":"additional","affiliation":[]},{"given":"Debashri","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"22_CR1","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1016\/j.vlsi.2020.09.003","volume":"76","author":"A Bhattacharjee","year":"2021","unstructured":"Bhattacharjee, A., Bandyopadhyay, C., Niemann, P., Mondal, B., Drechsler, R., Rahaman, H.: An improved heuristic technique for nearest neighbor realization of quantum circuits in 2D architecture. Integration 76, 40\u201354 (2021)","journal-title":"Integration"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Niemann, P., Bandyopadhyay, C., Drechsler, R.: February. Combining SWAPs and remote toffoli gates in the mapping to IBM QX architectures. In\u00a02021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 200\u2013205. IEEE (2021)","DOI":"10.23919\/DATE51398.2021.9474217"},{"key":"22_CR3","unstructured":"Shor, P.W.: Algorithms for quantum computation: discrete logarithms and factoring. In Foundations of Computer Science, pp. 124\u2013134 (1994)"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Grover, L.K.: A fast quantum mechanical algorithm for database search. In Theory of Computing, pp. 212\u2013219 (1996)","DOI":"10.1145\/237814.237866"},{"key":"22_CR5","doi-asserted-by":"publisher","first-page":"643","DOI":"10.1038\/nature04279","volume":"438","author":"H Haffner","year":"2005","unstructured":"Haffner, H., et al.: Scalable multiparticle entanglement of trapped ions. Nature 438, 643\u2013646 (2005)","journal-title":"Nature"},{"key":"22_CR6","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1103\/PhysRevA.75.012331","volume":"75","author":"M Laforest","year":"2007","unstructured":"Laforest, M., et al.: Using error correction to determine the noise model. Phys. Rev. A 75, 133\u2013137 (2007)","journal-title":"Phys. Rev. A"},{"key":"22_CR7","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.87.022309","volume":"87","author":"J Ghosh","year":"2013","unstructured":"Ghosh, J., et al.: High-fidelity CZ gate for resonator based superconducting quantum computers. Phys. Rev. A 87, 022309 (2013)","journal-title":"Phys. Rev. A"},{"key":"22_CR8","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1038\/nature15263","volume":"526","author":"M Veldhorst","year":"2015","unstructured":"Veldhorst, M., et al.: A two qubit logic gate in silicon. Nature 526, 410\u2013414 (2015)","journal-title":"Nature"},{"key":"22_CR9","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1038\/30156","volume":"393","author":"B Kane","year":"1998","unstructured":"Kane, B.: A silicon-based nuclear spin quantum computer. Nature 393, 133\u2013137 (1998)","journal-title":"Nature"},{"key":"22_CR10","doi-asserted-by":"crossref","unstructured":"Fazel, K., Thornton, M., Rice, J., E.: ESOP-based Toffoli gate cascade generation. In IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 206\u2013209. Citeseer (2007)","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"22_CR11","first-page":"270","volume":"2009","author":"R Wille","year":"2009","unstructured":"Wille, R., Drechsler, R.: BDD-based synthesis of reversible logic for large functions. In DAC 2009, 270\u2013275 (2009)","journal-title":"In DAC"},{"issue":"11","key":"22_CR12","first-page":"2317","volume":"25","author":"PA Gupta","year":"2006","unstructured":"Gupta, P.A., Agrawal, A., Jha, N.K.: An algorithm for synthesis of reversible logic circuits. IBM Res. Develop. 25(11), 2317\u20132329 (2006)","journal-title":"IBM Res. Develop."},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Hayes, J.P., Polian, I., Becker, B.: Testing for missing-gate faults in reversible circuits. In IEEE Asian Test Symposium, pp. 100\u2013105 (2004)","DOI":"10.1109\/ATS.2004.84"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Perkowski, M., Biamonte, J., Lukac, M.: Test generation and fault localization for quantum circuits. In International Symposium on Multi-Valued Logic, pp. 62\u201368 (2005)","DOI":"10.1109\/ISMVL.2005.46"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Patel, K.N., Hayes, J.P., Markov, I.L.: Fault testing for reversible circuits. In IEEE VLSI Test Symposium, pp. 410\u2013416 (2003)","DOI":"10.1109\/VTEST.2003.1197682"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"Kole, D.K., Rahaman, H., Das, D.K., Bhattacharya, B.B.: Derivation of optimal test set for detection of multiple missing-gate faults in reversible circuits. In IEEE Asian Test Symposium, pp.33\u201338 (2010)","DOI":"10.1109\/ATS.2010.15"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"Zamani, M., Tahoori, M.B., Chakrabarty, K.: Ping-pong test: Compact test vector generation for reversible circuits. In IEEE VLSI Test Symposium, pp. 164\u2013169 (2012)","DOI":"10.1109\/VTS.2012.6231097"},{"key":"22_CR18","unstructured":"Ramasamy, K., Tagare, R., Perkins, E., Perkowski, M.: Fault localization in reversible circuits is easier than for classical circuits. In IEEE Asian Test Symposium (2004)"},{"key":"22_CR19","doi-asserted-by":"crossref","unstructured":"Mondal, B., Kole, D.K., Das, D.K., Rahaman, H.: Generator for Test Set Construction of SMGF in Reversible Circuit by Boolean Difference method. In IEEE 23rd Asian Test Symposium, pp. 68\u201373 (2014)","DOI":"10.1109\/ATS.2014.24"},{"issue":"4","key":"22_CR20","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1016\/j.compeleceng.2011.05.005","volume":"37","author":"H Rahaman","year":"2011","unstructured":"Rahaman, H., Kole, D.K., Das, D.K., Bhattacharya, B.B.: Fault diagnosis in reversible circuits under missing-gate fault model. Comput. Electr. Eng. 37(4), 475\u2013485 (2011)","journal-title":"Comput. Electr. Eng."},{"key":"22_CR21","unstructured":"Mahammad, S.N., Hari, S.K., Shroff, S., Kamakoti, V.: Constructing online testable circuits using reversible logic. In International Symposium on VLSI Design and Test, pp. 373\u2013383 (2006)"},{"key":"22_CR22","doi-asserted-by":"crossref","unstructured":"Vasudevan, D.P., Lala, P.K., Jia, D., Parkerson, J.P.: Online testable reversible logic circuit design using NAND blocks. In International Symposium on Defect and Fault-Tolerance in VLSI Systems, pp. 324\u2013331 (2004)","DOI":"10.1109\/DFTVS.2004.1347856"},{"key":"22_CR23","doi-asserted-by":"publisher","first-page":"406","DOI":"10.1109\/TIM.2006.870319","volume":"55","author":"DP Vasudevan","year":"2006","unstructured":"Vasudevan, D.P., Lala, P.K., Jia, D., Parkerson, J.P.: Reversible logic design with online testability. IEEE Trans. Instrum. Measur. 55, 406\u2013414 (2006)","journal-title":"IEEE Trans. Instrum. Measur."},{"key":"22_CR24","doi-asserted-by":"crossref","unstructured":"Kole, D.K., Rahaman, H., Das, D.K.: Synthesis of Online Testable Reversible Circuit. In International Symposium on Design and Diagnostic of Electronic Circuits and Systems, pp. 277\u2013280 (2010)","DOI":"10.1109\/DDECS.2010.5491768"},{"key":"22_CR25","doi-asserted-by":"crossref","unstructured":"Feynman, R.: Quantum mechanical computers. In Foundations of Physics, pp. 507\u2013531 (1986)","DOI":"10.1007\/BF01886518"},{"key":"22_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"T Toffoli","year":"1980","unstructured":"Toffoli, T.: Reversible computing. In: de Bakker, J., van Leeuwen, J. (eds.) ICALP 1980. LNCS, vol. 85, pp. 632\u2013644. Springer, Heidelberg (1980). https:\/\/doi.org\/10.1007\/3-540-10003-2_104"},{"key":"22_CR27","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin, E., Toffoli, T.: Conservative logic. Int. J. Theor. Phys. 21, 219\u2013253 (1982)","journal-title":"Int. J. Theor. Phys."},{"key":"22_CR28","doi-asserted-by":"crossref","unstructured":"Mondal, B., Bhattacharjee, A., Bandyopadhyay, C., Rahaman, H.: An approach for detection of node displacement fault (NDF) in reversible circuit. In IEEE Symposium on VLSI Design and Test, pp. 605\u2013616 (2019)","DOI":"10.1007\/978-981-32-9767-8_50"},{"key":"22_CR29","doi-asserted-by":"crossref","unstructured":"Wille, R., Grosse, D., Teuber, L., Dueck, G., W., Drechsler, R.: Revlib: An online resource for reversible functions and reversible circuits. In 38th ISMVL, pp. 220\u2013225 (2008)","DOI":"10.1109\/ISMVL.2008.43"},{"key":"22_CR30","doi-asserted-by":"crossref","unstructured":"Farazmand, M., Zamani, M., Tahoori, M.B.: Online fault testing of reversible logic using dual rail coding. In Proceedings of International On-Line Testing Symposium, pp. 204\u2013205 (2010)","DOI":"10.1109\/IOLTS.2010.5560205"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:49:07Z","timestamp":1728575347000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_22","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}