{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:03:58Z","timestamp":1743041038553,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_34","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:22:24Z","timestamp":1671196944000},"page":"408-419","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of a Programmable Delay Line with On-Chip Calibration to Achieve Immunity Against Process Variations"],"prefix":"10.1007","author":[{"given":"Kanika","family":"Monga","sequence":"first","affiliation":[]},{"given":"Eesha","family":"Karnawat","sequence":"additional","affiliation":[]},{"given":"Nitin","family":"Chaturvedi","sequence":"additional","affiliation":[]},{"given":"S.","family":"Gurunarayanan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"34_CR1","doi-asserted-by":"crossref","unstructured":"Geannopoulos, G., Dai, X.: An adaptive digital deskewing circuit for clock distribution networks. In: 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156), pp. 400\u2013401 (1998)","DOI":"10.1109\/ISSCC.1998.672552"},{"key":"34_CR2","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1109\/JPHOT.2010.2044989","volume":"2","author":"A Melloni","year":"2010","unstructured":"Melloni, A., et al.: Tunable delay lines in silicon photonics: Coupled resonators and photonic crystals, a comparison. IEEE Photon. J. 2, 181\u2013194 (2010)","journal-title":"IEEE Photon. J."},{"key":"34_CR3","doi-asserted-by":"publisher","first-page":"2413","DOI":"10.1109\/JSSC.2008.2004532","volume":"43","author":"C Chen","year":"2008","unstructured":"Chen, C., Liu, S.: An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line. IEEE J. Solid-State Circ. 43, 2413\u20132421 (2008)","journal-title":"IEEE J. Solid-State Circ."},{"key":"34_CR4","doi-asserted-by":"publisher","first-page":"759","DOI":"10.1109\/4.316","volume":"23","author":"K Bult","year":"1988","unstructured":"Bult, K., Wallinga, H.: A CMOS analog continuous-time delay line with adaptive delay-time control. IEEE J. Solid-State Circ. 23, 759\u2013766 (1988)","journal-title":"IEEE J. Solid-State Circ."},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Rehman, S., Khafaji, M., Carta, C., Ellinger, F.: A comparison of broadband and tunable delay-line structures in 45-nm CMOS. In: 2018 International Workshop on Integrated Nonlinear Microwave and Millimetre-wave Circuits (INMMIC) (2018)","DOI":"10.1109\/INMMIC.2018.8429991"},{"key":"34_CR6","doi-asserted-by":"crossref","unstructured":"Morales, J., Chierchie, F., Mandolesi, P., Paolini, E.: Design and evaluation of an all-digital programmable delay line in 130-nm CMOS. In: 2019 XVIII Workshop on Information Processing and Control (RPIC) (2019)","DOI":"10.1109\/RPIC.2019.8882166"},{"key":"34_CR7","doi-asserted-by":"publisher","DOI":"10.1063\/1.2968116","volume":"79","author":"K Hashimoto","year":"2008","unstructured":"Hashimoto, K., Kano, S., Wada, A.: Optical delay line for high time resolution measurement: W-type delay line. Rev. Sci. Instrum. 79, 083108 (2008)","journal-title":"Rev. Sci. Instrum."},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Bal, A., Tiwari, J., Narayan Tripathi, J., Achar, R.: A novel programmable delay line for VLSI systems. In: 2019 IEEE 23rd Workshop on Signal and Power Integrity (SPI) (2019)","DOI":"10.1109\/SaPIW.2019.8781675"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Moreno, A., Cortadella, J.: Synthesis of all-digital delay lines. In: 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2017)","DOI":"10.1109\/ASYNC.2017.10"},{"key":"34_CR10","doi-asserted-by":"publisher","first-page":"693","DOI":"10.1109\/JSSC.2015.2390214","volume":"50","author":"S Garakoui","year":"2015","unstructured":"Garakoui, S., Klumperink, E., Nauta, B., van Vliet, F.: Compact Cascadable g m -C all-pass true time delay cell with reduced delay variation over frequency. IEEE J. Solid-State Circ. 50, 693\u2013703 (2015)","journal-title":"IEEE J. Solid-State Circ."},{"key":"34_CR11","first-page":"2508","volume":"66","author":"P Chou","year":"2019","unstructured":"Chou, P., Wang, J.: An all-digital on-chip peak-to-peak jitter measurement circuit with automatic resolution calibration for high PVT-variation resilience. IEEE Trans. Circ. SystI: Regular Papers. 66, 2508\u20132518 (2019)","journal-title":"IEEE Trans. Circ. SystI: Regular Papers."},{"key":"34_CR12","doi-asserted-by":"crossref","unstructured":"Park, H., Sim, J., Choi, Y., Choi, J., Kwon, Y., Park, S., Park, G., Chung, J., Kim, K., Jung, H., Kim, H., Chun, J., Kim, C.: A 1.3\u20134-GHz quadrature-phase digital DLL using sequential delay control and reconfigurable delay line. IEEE J. Solid-State Circ. 56, 1886\u20131896 (2021)","DOI":"10.1109\/JSSC.2020.3045168"},{"key":"34_CR13","doi-asserted-by":"crossref","unstructured":"G. Kim, M.-K. Kim, B.-Soo Chang, Wonchan Kim: A low-voltage, low-power CMOS delay element. IEEE J. Solid-State Circ. 31, 966\u2013971 (1996)","DOI":"10.1109\/4.508210"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:48:52Z","timestamp":1728575332000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_34","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}