{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T02:24:02Z","timestamp":1742955842977,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_35","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:22:24Z","timestamp":1671196944000},"page":"420-434","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["High Performance Ternary Full Adder in\u00a0CNFET-Memristor Logic Technology"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8928-3590","authenticated-orcid":false,"given":"Panasa","family":"Srikanth","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0974-8245","authenticated-orcid":false,"given":"B.","family":"Srinivasu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"issue":"9","key":"35_CR1","doi-asserted-by":"publisher","first-page":"619","DOI":"10.1109\/TC.1981.1675860","volume":"C\u201330","author":"KC Smith","year":"1981","unstructured":"Smith, K.C.: The prospects for multivalued logic: a technology and applications view. IEEE Trans. Comput. C\u201330(9), 619\u2013634 (1981)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"35_CR2","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A Raychowdhury","year":"2005","unstructured":"Raychowdhury, A., Roy, K.: Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4(2), 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"35_CR3","doi-asserted-by":"publisher","first-page":"1019","DOI":"10.1109\/TNANO.2012.2211614","volume":"11","author":"S Lin","year":"2012","unstructured":"Lin, S., Kim, Y.-B., Lombardi, F.: Design of a ternary memory cell using CNTFETs. IEEE Trans. Nanotechnol. 11(5), 1019\u20131025 (2012)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"35_CR4","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"Lin, S., Kim, Y.-B., Lombardi, F.: CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"8","key":"35_CR5","first-page":"753","volume":"63","author":"B Srinivasu","year":"2016","unstructured":"Srinivasu, B., Sridharan, K.: Low-complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. II Express Briefs 63(8), 753\u2013757 (2016)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"12","key":"35_CR6","doi-asserted-by":"publisher","first-page":"1160","DOI":"10.1109\/TC.1984.1676392","volume":"33","author":"SL Hurst","year":"1984","unstructured":"Hurst, S.L.: Multiple-valued logic? Its status and its future. IEEE Trans. Comput. 33(12), 1160\u20131179 (1984)","journal-title":"IEEE Trans. Comput."},{"issue":"11","key":"35_CR7","doi-asserted-by":"publisher","first-page":"621","DOI":"10.1049\/mnl.2015.0200","volume":"10","author":"S Karmakar","year":"2015","unstructured":"Karmakar, S., Jain, F.C.: Ternary static random access memory using quantum dot gate field-effect transistor. Micro Nano Lett. 10(11), 621\u2013624 (2015)","journal-title":"Micro Nano Lett."},{"issue":"8","key":"35_CR8","first-page":"786","volume":"62","author":"S Kvatinsky","year":"2015","unstructured":"Kvatinsky, S., Ramadan, M., Friedman, E.G., Kolodny, A.: VTEAM: a general model for voltage-controlled memristors. IEEE Trans. Circuits Syst. II Express Briefs 62(8), 786\u2013790 (2015)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"35_CR9","doi-asserted-by":"crossref","unstructured":"Zangeneh, M., Joshi, A.: Design and optimization of nonvolatile multibit 1T1R resistive RAM. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(8), 1815\u20131828 (2013)","DOI":"10.1109\/TVLSI.2013.2277715"},{"issue":"11","key":"35_CR10","first-page":"895","volume":"61","author":"S Kvatinsky","year":"2014","unstructured":"Kvatinsky, S., Belousov, D., et al.: MAGIC-memristor-aided logic. IEEE Trans. Circuits Syst. II Express Briefs 61(11), 895\u2013899 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"10","key":"35_CR11","doi-asserted-by":"publisher","first-page":"2054","DOI":"10.1109\/TVLSI.2013.2282132","volume":"22","author":"S Kvatinsky","year":"2013","unstructured":"Kvatinsky, S., Satat, G., et al.: Memristor-based material implication (IMPLY) logic: design principles and methodologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(10), 2054\u20132066 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"35_CR12","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1109\/TCSI.2020.3027693","volume":"68","author":"X-Y Wang","year":"2020","unstructured":"Wang, X.-Y., et al.: High-density memristor-CMOS ternary logic family. IEEE Trans. Circuits Syst. I Regul. Pap. 68(1), 264\u2013274 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"35_CR13","doi-asserted-by":"crossref","unstructured":"Mohammed, M.U., Vijjapuram, R., Chowdhury, M.H.: Novel CNTFET and memristor based unbalanced ternary logic gate. In: 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1106\u20131109 (2018)","DOI":"10.1109\/MWSCAS.2018.8623845"},{"issue":"1","key":"35_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-031-79779-8","volume":"2","author":"DM Miller","year":"2007","unstructured":"Miller, D.M., Thornton, M.A.: Multiple valued logic: concepts and representations. Synth. Lect. Digit. Circuits Syst. 2(1), 1\u2013127 (2007)","journal-title":"Synth. Lect. Digit. Circuits Syst."},{"issue":"8","key":"35_CR15","doi-asserted-by":"publisher","first-page":"2146","DOI":"10.1109\/TCSI.2017.2686446","volume":"64","author":"B Srinivasu","year":"2017","unstructured":"Srinivasu, B., Sridharan, K.: A synthesis methodology for ternary logic circuits in emerging device technologies. IEEE Trans. Circuits Syst. I Regul. Pap. 64(8), 2146\u20132159 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"12","key":"35_CR16","doi-asserted-by":"publisher","first-page":"4313","DOI":"10.1109\/TCSI.2018.2838258","volume":"65","author":"C Vudadha","year":"2018","unstructured":"Vudadha, C., Surya, A., Agrawal, S., Srinivas, M.: Synthesis of ternary logic circuits using 2: 1 multiplexers. IEEE Trans. Circuits Syst. I Regul. Pap. 65(12), 4313\u20134325 (2018)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"35_CR17","doi-asserted-by":"crossref","unstructured":"Zahoor, F., Zulkifli, T.Z.A., Khanday, F.A., Zainol Murad, S.A.: Carbon nanotube and resistive random access memory based unbalanced ternary logic gates and basic arithmetic circuits. IEEE Access 8, 104 701\u2013104 717 (2020)","DOI":"10.1109\/ACCESS.2020.2997809"},{"key":"35_CR18","unstructured":"Stanford University CNTFET model. Stanford University, Stanford, CA (2008). http:\/\/nano.stanford.edu\/model_stan_cnt.htm"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T14:41:59Z","timestamp":1671201719000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_35","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}