{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:37:14Z","timestamp":1742913434055,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_36","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:23:13Z","timestamp":1671196993000},"page":"435-449","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Synthesis of LUT Based Approximating Adder Circuits with Formal Error Guarantees"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7997-1771","authenticated-orcid":false,"given":"Pooja","family":"Choudhary","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6852-0227","authenticated-orcid":false,"given":"Lava","family":"Bhargava","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6516-4175","authenticated-orcid":false,"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7035-7844","authenticated-orcid":false,"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"Chippa, V.K., Chakradhar, S.T., Roy, K., Raghunathan, A.: Analysis and characterization of inherent application resilience for approximate computing. In: Proceedings of the 50th Annual Design Automation Conference, pp. 1\u20139 (2013)","DOI":"10.1145\/2463209.2488873"},{"issue":"4","key":"36_CR2","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1166\/jolpe.2011.1157","volume":"7","author":"P Kulkarni","year":"2011","unstructured":"Kulkarni, P., Gupta, P., Ercegovac, M.D.: Trading accuracy for power in a multiplier architecture. J. Low Power Electron. 7(4), 490\u2013501 (2011)","journal-title":"J. Low Power Electron."},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"May, D., Stechele, W.:Voltage over-scaling in sequential circuits for approximate computing. In:\u00a02016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), pp. 1\u20136. IEEE (2016)","DOI":"10.1109\/DTIS.2016.7483887"},{"key":"36_CR4","doi-asserted-by":"crossref","unstructured":"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.: Computing approximately, and efficiently. In:\u00a02015 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 748\u2013751. IEEE (2015)","DOI":"10.7873\/DATE.2015.1113"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Venkatesan, R., Agarwal, A., Roy, K., Raghunathan, A.: MACACO: modeling and analysis of circuits for approximate computing. In: IEEE\/ACM International Conference on Computer-Aided Design (IC- CAD), San Jose, CA, pp. 667\u2013673 (2011)","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"36_CR6","doi-asserted-by":"crossref","unstructured":"Nepal, K., Li, Y., Bahar, R.I., Reda, S.: ABACUS: a technique for automated behavioral synthesis of approximate computing circuits, InL Design, Automation and Test in Europe Conference & Exhibition (DATE), Dresden, pp. 1\u20136 (2014)","DOI":"10.7873\/DATE.2014.374"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Ce\u0161ka, M., Maty\u00e1\u0161, J., Mrazek, V., Sekanina, L., Vasicek, Z., Vojnar, T.: ADAC: automated design of approximate circuits. In: CAV. LNCS, vol. 10981, pp. 612\u2013620. Springer, Cham (2018)","DOI":"10.1007\/978-3-319-96145-3_35"},{"key":"36_CR8","doi-asserted-by":"crossref","unstructured":"Ranjan, A., Raha, A., Venkataramani, S., Roy, K., Raghunathan, A.: ASLAN: synthesis of approximate sequential circuits. In: Design, Automation Test in Europe Conference & Exhibition (DATE), Dresden, pp. 1\u20136 (2014)","DOI":"10.7873\/DATE.2014.377"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Gupta, V., et al.: Low-power digital signal processing using approximate adders. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2012)","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"36_CR10","doi-asserted-by":"crossref","unstructured":"Venkataramani, S., Sabne, A., Kozhikkottu, V., Roy, K., Raghunathan, A.: SALSA: systematic logic synthesis of approximate circuits. In: DAC Design Automation Conference, pp. 796\u2013801 (2012)","DOI":"10.1145\/2228360.2228504"},{"key":"36_CR11","doi-asserted-by":"crossref","unstructured":"Venkataramani, S., Roy, K., Raghunathan, A.: Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits. In: 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1367\u20131372. IEEE (2013)","DOI":"10.7873\/DATE.2013.280"},{"key":"36_CR12","doi-asserted-by":"crossref","unstructured":"\u010ce\u0161ka, M., Maty\u00e1\u0161, J., Mrazek, V., Sekanina, L., Vasicek, Z., Vojnar, T.: Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished. In: 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 416\u2013423. IEEE (2017)","DOI":"10.1109\/ICCAD.2017.8203807"},{"key":"36_CR13","doi-asserted-by":"crossref","unstructured":"\u010ce\u0161ka, M., Maty\u00e1\u0161, J., Mrazek, V., Sekanina, L., Vasicek, Z., Vojnar, T.: ADAC: automated design of approximate circuits. In: International Conference on Computer Aided Verification, pp. 612\u2013620. Springer, Cham (2018)","DOI":"10.1007\/978-3-319-96145-3_35"},{"key":"36_CR14","doi-asserted-by":"crossref","unstructured":"Jo, S., Matsumoto, T., Fujita, M.: SAT-based automatic rectification and debugging of combinational circuits with LUT insertions. IPSJ Trans. Syst. LSI Design Methodol. 7, 46\u201355 (2014)","DOI":"10.2197\/ipsjtsldm.7.46"},{"key":"36_CR15","unstructured":"Vinod, G. U., V. S. Vineesh, Jaynarayan T. Tudu, Masahiro Fujita, and Virendra Singh.: LUT-based Circuit Approximation with Targeted Error Guarantees. In 2020 IEEE 29th Asian Test Symposium (ATS), IEEE, pp. 1\u20136, (2020)"},{"key":"36_CR16","doi-asserted-by":"crossref","unstructured":"Lingamneni, A., Enz, C., Nagel, J.-L., Palem, K., Piguet, C.: Energy parsimonious circuit design through probabilistic pruning. In: 2011 Design, Automation & Test in Europe, IEEE, pp. 1\u20136 (2011)","DOI":"10.1109\/DATE.2011.5763130"},{"key":"36_CR17","unstructured":"Mirzaie, N., Seyyed Mahdavi, S.J., Mohammadi, K.: Evolving more testable digital combinational circuits. In: CDES, pp. 40\u201345 (2010)"},{"key":"36_CR18","doi-asserted-by":"crossref","unstructured":"Jiang, H., Han, J., Lombardi, F.: A comparative review and evaluation of approximate adders. In: Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, pp. 343\u2013348 (2015)","DOI":"10.1145\/2742060.2743760"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:24:57Z","timestamp":1671197097000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_36","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}