{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T11:48:46Z","timestamp":1742989726231,"version":"3.40.3"},"publisher-location":"Cham","reference-count":37,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_38","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:23:13Z","timestamp":1671196993000},"page":"468-477","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Indigenous\u00a0Fab-Lab Hybrid Device Integration for Phase Change Memory for In-Memory Computing"],"prefix":"10.1007","author":[{"given":"Wasi","family":"Uddin","sequence":"first","affiliation":[]},{"given":"Ankit","family":"Bende","sequence":"additional","affiliation":[]},{"given":"Avinash","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Tarun","family":"Malviya","sequence":"additional","affiliation":[]},{"given":"Rohit","family":"Ranjan","sequence":"additional","affiliation":[]},{"given":"Kumar","family":"Priyadarshi","sequence":"additional","affiliation":[]},{"given":"Udayan","family":"Ganguly","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"38_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-58589-0","volume-title":"Processor Architecture: From Dataflow to Superscalar and Beyond; with 34 Tables","author":"J \u0160ilc","year":"1999","unstructured":"\u0160ilc, J., Silc, J., Robic, B., Ungerer, T.: Processor Architecture: From Dataflow to Superscalar and Beyond; with 34 Tables. Springer, New York (1999)"},{"key":"38_CR2","unstructured":"Jouppi, N. P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., Bates, S., Bhatia, S., Boden, N., Borchers, A.: In: Proceedings of the 44th Annual International Symposium on Computer Architecture (2017)"},{"key":"38_CR3","unstructured":"Patterson, D. A.: Future of computer architecture. In: Berkeley EECS Annual Research Symposium (BEARS), College of Engineering, UC Berkeley, US (2006)"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Chen, Y.-H.: Emer, J., Sze, V.: Using dataflow to optimize energy efficiency of deep neural network accelerators. IEEE Micro. 37, 12\u201321 (2017)","DOI":"10.1109\/MM.2017.54"},{"key":"38_CR5","doi-asserted-by":"publisher","first-page":"2000085","DOI":"10.1002\/aisy.202000085","volume":"2","author":"A Mehonic","year":"2020","unstructured":"Mehonic, A., Sebastian, A., Rajendran, B., Simeone, O., Vasilaki, E., Kenyon, A.J.: Memristors\u2014from in-memory computing, deep learning acceleration, and spiking neural networks to the future of neuromorphic and bio-inspired computing. Adv. Intell. Syst. 2, 2000085 (2020)","journal-title":"Adv. Intell. Syst."},{"key":"38_CR6","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1038\/s41928-018-0092-2","volume":"1","author":"D Ielmini","year":"2018","unstructured":"Ielmini, D., Wong, H.-S.P.: In-memory computing with resistive switching devices. Nature electronics 1, 333\u2013343 (2018)","journal-title":"Nature electronics"},{"key":"38_CR7","doi-asserted-by":"publisher","first-page":"2945","DOI":"10.1109\/TED.2020.2992435","volume":"67","author":"Z Sun","year":"2020","unstructured":"Sun, Z., Pedretti, G., Mannocci, P., Ambrosi, E., Bricalli, A., Ielmini, D.: Time complexity of in-memory solution of linear systems. IEEE Trans. Electron Device. 67, 2945\u20132951 (2020)","journal-title":"IEEE Trans. Electron Device."},{"key":"38_CR8","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1038\/s41565-020-0655-z","volume":"15","author":"A Sebastian","year":"2020","unstructured":"Sebastian, A., Le Gallo, M., Khaddam-Aljameh, R., Eleftheriou, E.: Memory devices and applications for in-memory computing. Nat. Nanotechnol. 15, 529\u2013544 (2020)","journal-title":"Nat. Nanotechnol."},{"key":"38_CR9","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MM.2019.2943047","volume":"39","author":"S Yin","year":"2019","unstructured":"Yin, S., et al.: Monolithically integrated RRAM-and CMOS-based in-memory computing optimizations for efficient deep learning. IEEE Micro 39, 54\u201363 (2019)","journal-title":"IEEE Micro"},{"key":"38_CR10","doi-asserted-by":"publisher","first-page":"676","DOI":"10.1109\/TMSCS.2018.2836967","volume":"4","author":"Z He","year":"2018","unstructured":"He, Z., Zhang, Y., Angizi, S., Gong, B., Fan, D.: Exploring a SOT-MRAM based in-memory computing for data processing. IEEE Trans. Multi-Scale Comput. Syst. 4, 676\u2013685 (2018)","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"key":"38_CR11","doi-asserted-by":"publisher","DOI":"10.1063\/1.5113536","volume":"7","author":"I Chakraborty","year":"2020","unstructured":"Chakraborty, I., Jaiswal, A., Saha, A.K., Gupta, S.K., Roy, K.: Pathways to efficient neuromorphic computing with non-volatile memory technologies. Appl. Phys. Rev. 7, 021308 (2020)","journal-title":"Appl. Phys. Rev."},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Rajendran, B., Alibart, F.: Neuromorphic computing based on emerging memory technologies. IEEE J. Emerg. Select. Top. Circ. Syst. 6, 198\u2013211 (2016)","DOI":"10.1109\/JETCAS.2016.2533298"},{"key":"38_CR13","doi-asserted-by":"crossref","unstructured":"Bayat, F. M., Guo, X., Klachko, M., Do, N., Likharev, K., Strukov, D.: Model-based high-precision tuning of NOR flash memory cells for analog computing applications. In 2016 74th Annual Device Research Conference (DRC) (2016)","DOI":"10.1109\/DRC.2016.7548449"},{"key":"38_CR14","doi-asserted-by":"crossref","unstructured":"Yu, S., Shim, W., Peng, X., Luo, Y.: RRAM for compute-in-memory: From inference to training. In IEEE Transactions on Circuits and Systems I: Regular Papers (2021)","DOI":"10.1109\/TCSI.2021.3072200"},{"key":"38_CR15","doi-asserted-by":"crossref","unstructured":"Ambrogio, S., Narayanan, P., Tsai, H., Mackin, C., Spoon, K., Chen, A., Fasoli, A., Friz A., Burr, G. W.: Inference of deep neural networks with analog memory devices. In: 2020 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA) (2020)","DOI":"10.1109\/VLSI-TSA48913.2020.9203663"},{"key":"38_CR16","doi-asserted-by":"publisher","first-page":"1959","DOI":"10.1007\/s11277-020-07953-4","volume":"117","author":"H Kumar","year":"2021","unstructured":"Kumar, H., Tomar, V.K.: A review on performance evaluation of different low power SRAM cells in nano-scale era. Wirel. Pers. Commun. 117, 1959\u20131984 (2021)","journal-title":"Wirel. Pers. Commun."},{"key":"38_CR17","doi-asserted-by":"crossref","unstructured":"Bennett, S., Sullivan, J.: NAND flash memory and its place in IoT. In: 2021 32nd Irish Signals and Systems Conference (ISSC) (2021)","DOI":"10.1109\/ISSC52156.2021.9467859"},{"key":"38_CR18","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104376","volume":"87","author":"D Petryk","year":"2021","unstructured":"Petryk, D., et al.: sensitivity of HfO2-based RRAM cells to laser irradiation. Microproc. Microsyst. 87, 104376 (2021)","journal-title":"Microproc. Microsyst."},{"key":"38_CR19","doi-asserted-by":"crossref","unstructured":"Choe, J.: Memory technology 2021: trends and challenges. In: 2021 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) (2021)","DOI":"10.1109\/SISPAD54002.2021.9592547"},{"key":"38_CR20","doi-asserted-by":"crossref","unstructured":"Malviya, P., Sadana, S., Lele, A., Priyadarshi, K., Sharma, A., Naik, A., Bandhu, L., Bende, A., Tsundus, S., Kumar, S.: A differential OTP memory based highly unique and reliable PUF at 180 nm technology node. Solid-State Electron. 188, 108207 (2022)","DOI":"10.1016\/j.sse.2021.108207"},{"key":"38_CR21","doi-asserted-by":"crossref","unstructured":"Chua, L.: Resistance switching memories are memristors. In Handbook of Memristor Networks, pp. 197\u2013230. Springer, New York (2019)","DOI":"10.1007\/978-3-319-76375-0_6"},{"key":"38_CR22","doi-asserted-by":"crossref","unstructured":"Waser, R., Aono, M.: Nanoionics-based resistive switching memories. In Nanoscience and Technology: A Collection of Reviews from Nature Journals, pp. 158\u2013165. World Scientific, Singapore (2010)","DOI":"10.1142\/9789814287005_0016"},{"key":"38_CR23","doi-asserted-by":"crossref","unstructured":"Khvalkovskiy, A. V., Apalkov, D., Watts, S., Chepulskii, R., Beach, R. S., Ong, A., Tang, X., Driskill-Smith, A., Butler, W. H., Visscher, P. B.: Basic principles of STT-MRAM cell operation in memory arrays. J. Phys. D: Appl. Phys. 46, 074001 (2013)","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"38_CR24","doi-asserted-by":"publisher","first-page":"2201","DOI":"10.1109\/JPROC.2010.2070050","volume":"98","author":"H-SP Wong","year":"2010","unstructured":"Wong, H.-S.P., et al.: Phase change memory. Proc. IEEE 98, 2201\u20132227 (2010)","journal-title":"Proc. IEEE"},{"key":"38_CR25","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1109\/TETCI.2018.2838124","volume":"2","author":"O Krestinskaya","year":"2018","unstructured":"Krestinskaya, O., Dolzhikova, I., James, A.P.: Hierarchical temporal memory using memristor networks: A survey. IEEE Trans. Emerg. Top. Comput. Intell. 2, 380\u2013395 (2018)","journal-title":"IEEE Trans. Emerg. Top. Comput. Intell."},{"key":"38_CR26","doi-asserted-by":"publisher","first-page":"3387","DOI":"10.1039\/C8TC00222C","volume":"6","author":"C Li","year":"2018","unstructured":"Li, C., et al.: Understanding phase-change materials with unexpectedly low resistance drift for phase-change memories. J. Mater. Chem. C. 6, 3387\u20133394 (2018)","journal-title":"J. Mater. Chem. C."},{"key":"38_CR27","doi-asserted-by":"publisher","first-page":"422","DOI":"10.1109\/TDMR.2004.836724","volume":"4","author":"A Pirovano","year":"2004","unstructured":"Pirovano, A., et al.: Reliability study of phase-change nonvolatile memories. IEEE Trans. Device Mater. Reliab. 4, 422\u2013427 (2004)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"38_CR28","doi-asserted-by":"crossref","unstructured":"Ferreira, A. P., Childers, B., Melhem, R., Moss\u00e9 D., Yousif, M.: Using PCM in next-generation embedded space applications. In 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium (2010)","DOI":"10.1109\/RTAS.2010.40"},{"key":"38_CR29","doi-asserted-by":"crossref","unstructured":"Burr, G. W., Breitwisch, M. J., Franceschini, M., Garetto, D., Gopalakrishnan, K., Jackson, B., Kurdi, B., Lam, C., Lastras, L. A., Padilla A.: Phase change memory technology. J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Proces. Measur. Phen. 28, 223\u2013262 (2010)","DOI":"10.1116\/1.3301579"},{"key":"38_CR30","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1038\/nmat1350","volume":"4","author":"MHR Lankhorst","year":"2005","unstructured":"Lankhorst, M.H.R., Ketelaars, B.W.S.M.M., Wolters, R.A.M.: Low-cost and nanoscale non-volatile memory concept for future silicon chips. Nat. Mater. 4, 347\u2013352 (2005)","journal-title":"Nat. Mater."},{"key":"38_CR31","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1021\/cr900040x","volume":"110","author":"S Raoux","year":"2010","unstructured":"Raoux, S., We\u0142nic, W., Ielmini, D.: Phase change materials and their application to nonvolatile memories. Chem. Rev. 110, 240\u2013267 (2010)","journal-title":"Chem. Rev."},{"key":"38_CR32","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1049\/ir:20051106","volume":"51","author":"J Walko","year":"2005","unstructured":"Walko, J.: Ovshinsky\u2019s memories. IEE Rev. 51, 42\u201345 (2005)","journal-title":"IEE Rev."},{"key":"38_CR33","doi-asserted-by":"crossref","unstructured":"Servalli, G.: A 45nm generation phase change memory technology. In 2009 IEEE International Electron Devices Meeting (IEDM) (2009)","DOI":"10.1109\/IEDM.2009.5424409"},{"key":"38_CR34","doi-asserted-by":"publisher","first-page":"4130","DOI":"10.1063\/1.373041","volume":"87","author":"I Friedrich","year":"2000","unstructured":"Friedrich, I., Weidenhof, V., Njoroge, W., Franz, P., Wuttig, M.: Structural transformations of Ge 2 Sb 2 Te 5 films studied by electrical resistance measurements. J. Appl. Phys. 87, 4130\u20134134 (2000)","journal-title":"J. Appl. Phys."},{"key":"38_CR35","doi-asserted-by":"publisher","first-page":"2346","DOI":"10.1016\/j.mee.2008.09.009","volume":"85","author":"K-N Chen","year":"2008","unstructured":"Chen, K.-N., Cabral, C., Jr., Krusin-Elbaum, L.: Thermal stress effects of Ge2Sb2Te5 phase change material: Irreversible modification with Ti adhesion layers and segregation of Te. Microelectron. Eng. 85, 2346\u20132349 (2008)","journal-title":"Microelectron. Eng."},{"key":"38_CR36","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1038\/s41565-022-01095-3","volume":"17","author":"SG Sarwat","year":"2022","unstructured":"Sarwat, S.G., Kersting, B., Moraitis, T., Jonnalagadda, V.P., Sebastian, A.: Phase-change memtransistive synapses for mixed-plasticity neural computations. Nat. Nanotechnol. 17, 507\u2013503 (2022)","journal-title":"Nat. Nanotechnol."},{"key":"38_CR37","doi-asserted-by":"crossref","unstructured":"Papandreou, N., Pozidis, H., Pantazi, A., Sebastian, A., Breitwisch, M., Lam C., Eleftheriou, E.: Programming algorithms for multilevel phase-change memory. In 2011 IEEE International Symposium of Circuits and Systems (ISCAS) (2011)","DOI":"10.1109\/ISCAS.2011.5937569"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:24:26Z","timestamp":1671197066000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_38","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}