{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:26:10Z","timestamp":1747895170325,"version":"3.40.3"},"publisher-location":"Cham","reference-count":31,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_41","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:23:13Z","timestamp":1671196993000},"page":"499-512","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Disrupting Low-Write-Energy vs. Fast-Read Dilemma in\u00a0RRAM to\u00a0Enable L1 Instruction Cache"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2440-905X","authenticated-orcid":false,"given":"Ashwin","family":"Lele","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1497-7264","authenticated-orcid":false,"given":"Srivatsava","family":"Jandhyala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Gangurde","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5372-0173","authenticated-orcid":false,"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1498-5993","authenticated-orcid":false,"given":"Udayan","family":"Ganguly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"41_CR1","unstructured":"Benchmarks, s. p. e. c.: Standard performance evaluation corporation (2000)"},{"key":"41_CR2","unstructured":"https:\/\/web.stanford.edu\/bartolo\/assets\/nvm-cache.pdf"},{"key":"41_CR3","unstructured":"https:\/\/www.7-cpu.com\/cpu\/haswell.html"},{"key":"41_CR4","unstructured":"https:\/\/www.7-cpu.com\/cpu\/krait.html"},{"issue":"2","key":"41_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"41_CR6","doi-asserted-by":"crossref","unstructured":"Catanzaro, M., Kudithipudi, D.: Reconfigurable RRAM for LUT logic mapping: a case study for reliability enhancement. In: 2012 IEEE International SOC Conference, pp. 94\u201399. IEEE (2012)","DOI":"10.1109\/SOCC.2012.6398384"},{"key":"41_CR7","doi-asserted-by":"crossref","unstructured":"Chang, M.F., et al.: 17.5 a 3T1R nonvolatile TCAM using MLC RaRAM with sub-1ns search time. In: 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, pp. 1\u20133. IEEE (2015)","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"41_CR8","doi-asserted-by":"crossref","unstructured":"Chang, M.F., et al.: 19.4 embedded 1mb ReRAM in 28nm CMOS with 0.27-to-1v read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme. In: 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 332\u2013333. IEEE (2014)","DOI":"10.1109\/ISSCC.2014.6757457"},{"issue":"12","key":"41_CR9","doi-asserted-by":"publisher","first-page":"4022","DOI":"10.1109\/TED.2015.2492421","volume":"62","author":"PY Chen","year":"2015","unstructured":"Chen, P.Y., Yu, S.: Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design. IEEE Trans. Electron Devices 62(12), 4022\u20134028 (2015)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"3","key":"41_CR10","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1109\/LED.2010.2095820","volume":"32","author":"CH Cheng","year":"2011","unstructured":"Cheng, C.H., Chin, A., Yeh, F.: Ultralow switching energy nigeoxhfontan RRAM. IEEE Electron Device Lett. 32(3), 366\u2013368 (2011)","journal-title":"IEEE Electron Device Lett."},{"key":"41_CR11","unstructured":"Govoreanu, B., et al.: 10$$\\times $$ 10nm 2 Hf\/HfO x crossbar resistive RAM with excellent performance, reliability and low-energy operation. In: 2011 International Electron Devices Meeting, pp. 31\u20136. IEEE (2011)"},{"key":"41_CR12","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: a free, commercially representative embedded benchmark suite. In: Proceedings of the fourth annual IEEE international workshop on workload characterization. WWC-4 (Cat. No. 01EX538). pp. 3\u201314. IEEE (2001)"},{"key":"41_CR13","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Stine, J.E., Ataei, S., Chen, B., Wu, B., Sarwar, M.: OpenRAM: an open-source memory compiler. In: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20136. IEEE (2016)","DOI":"10.1145\/2966986.2980098"},{"key":"41_CR14","doi-asserted-by":"crossref","unstructured":"Hsieh, M.C., et al.: Ultra high density 3D via RRAM in pure 28nm CMOS process. In: 2013 IEEE International Electron Devices Meeting, pp. 10\u20133. IEEE (2013)","DOI":"10.1109\/IEDM.2013.6724600"},{"key":"41_CR15","doi-asserted-by":"crossref","unstructured":"Huang, J.J., Tseng, Y.M., Luo, W.C., Hsu, C.W., Hou, T.H.: One selector-one resistor (1S1R) crossbar array for high-density flexible memory applications. In: 2011 International Electron Devices Meeting, pp. 31\u20137. IEEE (2011)","DOI":"10.1109\/IEDM.2011.6131653"},{"issue":"6","key":"41_CR16","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/6\/063002","volume":"31","author":"D Ielmini","year":"2016","unstructured":"Ielmini, D.: Resistive switching memories based on metal oxides: mechanisms, reliability and scaling. Semicond. Sci. Technol. 31(6), 063002 (2016)","journal-title":"Semicond. Sci. Technol."},{"key":"41_CR17","doi-asserted-by":"crossref","unstructured":"Jokar, M.R., Arjomand, M., Sarbazi-Azad, H.: Sequoia: a high-endurance NVM-based cache architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(3), 954\u2013967 (2015)","DOI":"10.1109\/TVLSI.2015.2420954"},{"key":"41_CR18","doi-asserted-by":"crossref","unstructured":"Jung, M., Shalf, J., Kandemir, M.: Design of a large-scale storage-class RRAM system. In: Proceedings of the 27th International ACM Conference on International Conference on Supercomputing, pp. 103\u2013114 (2013)","DOI":"10.1145\/2464996.2465004"},{"issue":"1","key":"41_CR19","doi-asserted-by":"publisher","first-page":"178","DOI":"10.1109\/JSSC.2012.2215121","volume":"48","author":"A Kawahara","year":"2012","unstructured":"Kawahara, A., et al.: An 8 mb multi-layered cross-point ReRAM macro with 443 mb\/s write throughput. IEEE J. Solid-State Circuits 48(1), 178\u2013185 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"41_CR20","doi-asserted-by":"crossref","unstructured":"Kotra, J.B., Arjomand, M., Guttman, D., Kandemir, M.T., Das, C.R.: Re-NUCA: a practical NUCA architecture for ReRAM based last-level caches. In: 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 576\u2013585. IEEE (2016)","DOI":"10.1109\/IPDPS.2016.79"},{"key":"41_CR21","unstructured":"Kuhn, K., et al.: Managing process variation in Intel\u2019s 45nm CMOS technology. Intel Technol. J. 12(2) (2008)"},{"issue":"4","key":"41_CR22","doi-asserted-by":"publisher","first-page":"484","DOI":"10.1109\/LED.2018.2805822","volume":"39","author":"S Lashkare","year":"2018","unstructured":"Lashkare, S., Chouhan, S., Chavan, T., Bhat, A., Kumbhare, P., Ganguly, U.: PCMO RRAM for integrate-and-fire neuron in spiking neural networks. IEEE Electron Device Lett. 39(4), 484\u2013487 (2018)","journal-title":"IEEE Electron Device Lett."},{"key":"41_CR23","doi-asserted-by":"crossref","unstructured":"Lee, H., et al.: Low power and high speed bipolar switching with a thin reactive TI buffer layer in robust HfO2 based RRAM. In: 2008 IEEE International Electron Devices Meeting, pp. 1\u20134. IEEE (2008)","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"41_CR24","unstructured":"Sheu, S.S., et al.: A 5ns fast write multi-level non-volatile 1 k bits RRAM memory with advance write scheme. In: 2009 Symposium on VLSI Circuits, pp. 82\u201383. IEEE (2009)"},{"issue":"10","key":"41_CR25","doi-asserted-by":"publisher","first-page":"1276","DOI":"10.1109\/LED.2016.2599218","volume":"37","author":"CC Shih","year":"2016","unstructured":"Shih, C.C., et al.: Ultra-low switching voltage induced by inserting SIO 2 layer in indium-tin-oxide-based resistance random access memory. IEEE Electron Device Lett. 37(10), 1276\u20131279 (2016)","journal-title":"IEEE Electron Device Lett."},{"key":"41_CR26","doi-asserted-by":"crossref","unstructured":"Wang, C.H., et al.: Three-dimensional 4f 2 ReRAM cell with CMOS logic compatible process. In: 2010 International Electron Devices Meeting, pp. 29\u20136. IEEE (2010)","DOI":"10.1109\/IEDM.2010.5703446"},{"issue":"3","key":"41_CR27","doi-asserted-by":"publisher","first-page":"308","DOI":"10.1109\/4.826812","volume":"35","author":"YT Wang","year":"2000","unstructured":"Wang, Y.T., Razavi, B.: An 8-bit 150-MHz CMOS A\/D converter. IEEE J. Solid-State Circuits 35(3), 308\u2013317 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"41_CR28","doi-asserted-by":"crossref","unstructured":"Wu, Y., Lee, B., Wong, H.S.P.: Ultra-low power al 2 o 3-based RRAM with 1$$\\mu $$a reset current. In: Proceedings of 2010 International Symposium on VLSI Technology, System and Application, pp. 136\u2013137. IEEE (2010)","DOI":"10.1109\/VTSA.2010.5488916"},{"key":"41_CR29","doi-asserted-by":"crossref","unstructured":"Xu, C., Dong, X., Jouppi, N.P., Xie, Y.: Design implications of memristor-based RRAM cross-point structures. In: 2011 Design, Automation and Test in Europe, pp. 1\u20136. IEEE (2011)","DOI":"10.1109\/DATE.2011.5763125"},{"key":"41_CR30","doi-asserted-by":"crossref","unstructured":"Zhang, J., Donofrio, D., Shalf, J., Jung, M.: Integrating 3D resistive memory cache into GPGPU for energy-efficient data processing. In: 2015 International Conference on Parallel Architecture and Compilation (PACT), pp. 496\u2013497. IEEE (2015)","DOI":"10.1109\/PACT.2015.60"},{"issue":"11","key":"41_CR31","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TED.2006.884077","volume":"53","author":"W Zhao","year":"2006","unstructured":"Zhao, W., Cao, Y.: New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans. Electron Devices 53(11), 2816\u20132823 (2006)","journal-title":"IEEE Trans. Electron Devices"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:42:19Z","timestamp":1728574939000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_41","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}