{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T16:44:47Z","timestamp":1742921087173,"version":"3.40.3"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_47","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:23:13Z","timestamp":1671196993000},"page":"573-583","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Overlap-and-Add Based Time Domain Acceleration of\u00a0CNNs on\u00a0FPGA-CPU Systems"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0867-3854","authenticated-orcid":false,"given":"Rudresh Pratap","family":"Singh","sequence":"first","affiliation":[]},{"given":"Shreyam","family":"Kumar","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9937-7438","authenticated-orcid":false,"given":"Jai Gopal","family":"Pandey","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"47_CR1","unstructured":"Simonyan, K., Zisserman, A.: Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014"},{"key":"47_CR2","doi-asserted-by":"crossref","unstructured":"Szegedy, C., et al.: Going deeper with convolutions. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 1\u20139 (2015)","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"47_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"818","DOI":"10.1007\/978-3-319-10590-1_53","volume-title":"Computer Vision \u2013 ECCV 2014","author":"Matthew D. Zeiler","year":"2014","unstructured":"Zeiler, Matthew D.., Fergus, Rob: Visualizing and understanding convolutional networks. In: Fleet, David, Pajdla, Tomas, Schiele, Bernt, Tuytelaars, Tinne (eds.) ECCV 2014. LNCS, vol. 8689, pp. 818\u2013833. Springer, Cham (2014). https:\/\/doi.org\/10.1007\/978-3-319-10590-1_53"},{"issue":"4","key":"47_CR4","doi-asserted-by":"publisher","first-page":"1109","DOI":"10.1007\/s00521-018-3761-1","volume":"32","author":"S Mittal","year":"2020","unstructured":"Mittal, S.: A survey of FPGA-based accelerators for convolutional neural networks. Neural Comput. Appl. 32(4), 1109\u20131139 (2020)","journal-title":"Neural Comput. Appl."},{"issue":"11","key":"47_CR5","doi-asserted-by":"publisher","first-page":"2072","DOI":"10.1109\/TCAD.2017.2785257","volume":"38","author":"C Zhang","year":"2018","unstructured":"Zhang, C., Sun, G., Fang, Z., Zhou, P., Pan, P., Cong, J.: Caffeine: toward uniformed representation and acceleration for deep convolutional neural networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(11), 2072\u20132085 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Motamedi, M., Gysel, P., Ghiasi, S.: Placid: a platform for FPGA-based accelerator creation for DCNNs. ACM Trans. Multimed. Comput. Commun. Appl. (TOMM) 13(4), 1\u201321 (2017)","DOI":"10.1145\/3131289"},{"key":"47_CR7","doi-asserted-by":"crossref","unstructured":"Suda, N., et al.: Throughput-optimized opencl-based fpga accelerator for large-scale convolutional neural networks. In: Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 16\u201325 (2016)","DOI":"10.1145\/2847263.2847276"},{"key":"47_CR8","doi-asserted-by":"crossref","unstructured":"Zhang, C., Li, P., Sun, G., Guan, Y., Xiao, B., Cong, J.: Optimizing FPGA-based accelerator design for deep convolutional neural networks. In: Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 161\u2013170 (2015)","DOI":"10.1145\/2684746.2689060"},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"DiCecco, R., Lacey, G., Vasiljevic, J., Chow, P., Taylor, G., Areibi, S.: Caffeinated FPGAs: FPGA framework for convolutional neural networks. In: 2016 International Conference on Field-Programmable Technology (FPT), pp. 265\u2013268. IEEE (2016)","DOI":"10.1109\/FPT.2016.7929549"},{"issue":"3","key":"47_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3284357","volume":"11","author":"P Meloni","year":"2018","unstructured":"Meloni, P., Capotondi, A., Deriu, G., Brian, M., Conti, F., Rossi, D., Raffo, L., Benini, L.: Neuraghe: exploiting CPU-FPGA synergies for efficient and flexible CNN inference acceleration on Zynq SoCs. ACM Trans. Reconfigurable Technol. Syst. (TRETS) 11(3), 1\u201324 (2018)","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"47_CR11","doi-asserted-by":"crossref","unstructured":"Zhao, W., et al.: F-CNN: an FPGA-based framework for training convolutional neural networks. In: 2016 IEEE 27Th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 107\u2013114. IEEE (2016)","DOI":"10.1109\/ASAP.2016.7760779"},{"key":"47_CR12","doi-asserted-by":"crossref","unstructured":"Highlander, T., Rodriguez, A.: Very efficient training of convolutional neural networks using Fast Fourier Transform and overlap-and-add. arXiv preprint arXiv:1601.06815 (2016)","DOI":"10.5244\/C.29.160"},{"key":"47_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, C., Prasanna, V.: Frequency domain acceleration of convolutional neural networks on cpu-fpga shared memory system. In: Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 35\u201344 (2017)","DOI":"10.1145\/3020078.3021727"},{"key":"47_CR14","doi-asserted-by":"crossref","unstructured":"Zeng, H., Chen, R., Zhang, C., Prasanna, V.: A framework for generating high throughput CNN implementations on FPGAs. In: Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 117\u2013126 (2018)","DOI":"10.1145\/3174243.3174265"},{"key":"47_CR15","doi-asserted-by":"crossref","unstructured":"Hemnani, M., Palekar, S., Dixit, P., Joshi, P.: Hardware optimization of complex multiplication scheme for DSP application. In: 2015 International Conference on Computer, Communication and Control (IC4), pp. 1\u20134. IEEE (2015)","DOI":"10.1109\/IC4.2015.7375548"},{"issue":"20","key":"47_CR16","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3850","volume":"29","author":"Y Qiao","year":"2017","unstructured":"Qiao, Y., Shen, J., Xiao, T., Yang, Q., Wen, M., Zhang, C.: FPGA-accelerated deep convolutional neural networks for high throughput and energy efficiency. Concurrency Comput. Pract. Exp. 29(20), e3850 (2017)","journal-title":"Concurrency Comput. Pract. Exp."},{"key":"47_CR17","doi-asserted-by":"crossref","unstructured":"Qiu, J., et al.: Going deeper with embedded FPGA platform for convolutional neural network. In: Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 26\u201335 (2016)","DOI":"10.1145\/2847263.2847265"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:41:57Z","timestamp":1728574917000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_47","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}