{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:07:24Z","timestamp":1742929644135,"version":"3.40.3"},"publisher-location":"Cham","reference-count":14,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_8","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:22:24Z","timestamp":1671196944000},"page":"85-96","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Unveiling the\u00a0Impact of\u00a0Interface Traps Induced on\u00a0Negative Capacitance Nanosheet FET: A Reliability Perspective"],"prefix":"10.1007","author":[{"given":"Aniket","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Govind","family":"Bajpai","sequence":"additional","affiliation":[]},{"given":"Navjeet","family":"Bagga","sequence":"additional","affiliation":[]},{"given":"Shashank","family":"Banchhor","sequence":"additional","affiliation":[]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[]},{"given":"Nitanshu","family":"Chauhan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"8_CR1","doi-asserted-by":"publisher","unstructured":"Salahuddin, S., Datta, S.: Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano Lett. 8(2), 405\u2013410, (2008). https:\/\/doi.org\/10.1021\/nl071804g.","DOI":"10.1021\/nl071804g."},{"issue":"1","key":"8_CR2","doi-asserted-by":"publisher","first-page":"430","DOI":"10.1109\/TUFFC.2021.3116897","volume":"69","author":"N Chauhan","year":"2022","unstructured":"Chauhan, N., Bagga, N., Banchhor, S., Datta, A., Dasgupta, S., Bulusu, A.: Negative-to-positive differential resistance transition in ferroelectric FET: physical insight and utilization in analog circuits. IEEE Trans. Ultrason. Ferroelectr. Freq. Control 69(1), 430\u2013437 (2022)","journal-title":"IEEE Trans. Ultrason. Ferroelectr. Freq. Control"},{"issue":"4","key":"8_CR3","doi-asserted-by":"publisher","first-page":"622","DOI":"10.1109\/LED.2018.2810071","volume":"39","author":"J Zhou","year":"2018","unstructured":"Zhou, J., et al.: Negative differential resistance in negative capacitance FETs. IEEE Electron Device Lett. 39(4), 622\u2013625 (2018)","journal-title":"IEEE Electron Device Lett."},{"key":"8_CR4","doi-asserted-by":"publisher","unstructured":"Chauhan, N.: BOX engineering to mitigate negative differential resistance in MFIS negative capacitance FDSOI FET: an analog perspective. Nanotechnology 33(8), 085203 (2021). https:\/\/doi.org\/10.1088\/1361-6528\/ac328a","DOI":"10.1088\/1361-6528\/ac328a"},{"key":"8_CR5","doi-asserted-by":"publisher","unstructured":"Hoffmann, M., Max, B., Mittmann, T., Schroeder, U., Slesazeck, S., Mikolajick, T.: Demonstration of high-speed hysteresis-free negative capacitance in ferroelectric hf0.5zr0.5o2. In: 2018 IEEE International Electron Devices Meeting (IEDM), pp. 1\u20134 (2018). https:\/\/doi.org\/10.1109\/IEDM.2018.8614677","DOI":"10.1109\/IEDM.2018.8614677"},{"key":"8_CR6","doi-asserted-by":"publisher","unstructured":"Hoffmann, M., et al.: Unveiling the double-well energy landscape in a ferroelectric layer. Nature 565(7740) 464\u2013467 (2019). https:\/\/doi.org\/10.1038\/s41586-018-0854-z","DOI":"10.1038\/s41586-018-0854-z"},{"key":"8_CR7","doi-asserted-by":"publisher","unstructured":"Bajpai, G., et al.: Impact of radiation on negative capacitance finfet. In: 2020 IEEE International Reliability Physics Symposium (IRPS), pp. 1\u20135 (2020). https:\/\/doi.org\/10.1109\/IRPS45951.2020.9129165","DOI":"10.1109\/IRPS45951.2020.9129165"},{"key":"8_CR8","doi-asserted-by":"publisher","unstructured":"Bajpai, G., Gupta, A., Prakash, O., Chauhan, Y.S., Amrouch, H.: Soft errors in negative capacitance fdsoi srams. In: 2021 5th IEEE Electron Devices Technology Manufacturing Conference (EDTM), pp. 1\u20133 (2021). https:\/\/doi.org\/10.1109\/EDTM50988.2021.9421043","DOI":"10.1109\/EDTM50988.2021.9421043"},{"key":"8_CR9","doi-asserted-by":"publisher","unstructured":"Prakash, O., Gupta, A., Pahwa, G., Henkel, J., Chauhan, Y.S., Amrouch, H.: Impact of interface traps on negative capacitance transistor: device and circuit reliability. IEEE J. Electron Devices Soc. 8, 1193\u20131201 (2020). https:\/\/doi.org\/10.1109\/JEDS.2020.3022180","DOI":"10.1109\/JEDS.2020.3022180"},{"key":"8_CR10","doi-asserted-by":"publisher","unstructured":"Gupta, A., et al: Traps based reliability barrier on performance and revealing early ageing in negative capacitance FET. In: 2021 IEEE International Reliability Physics Symposium (IRPS), pp. 1\u20136 (2021). https:\/\/doi.org\/10.1109\/IRPS46558.2021.9405185","DOI":"10.1109\/IRPS46558.2021.9405185"},{"issue":"10","key":"8_CR11","doi-asserted-by":"publisher","first-page":"5298","DOI":"10.1109\/TED.2021.3105952","volume":"68","author":"C Garg","year":"2021","unstructured":"Garg, C., et al.: Investigation of trap-induced performance degradation and restriction on higher ferroelectric thickness in negative capacitance FDSOI FET. IEEE Trans. Electron Devices 68(10), 5298\u20135304 (2021)","journal-title":"IEEE Trans. Electron Devices"},{"key":"8_CR12","unstructured":"Loubet, N., et al.: Stacked nanosheet gate-all-around transistor to enable scaling beyond FINFET. In: Symposium on VLSI Technology, vol. 2017, pp. 230\u2013231 (2017)"},{"key":"8_CR13","unstructured":"Sentaurus device user guide, version p-2019.03-sp1, synopsys, inc. mountain view, CA, USA. https:\/\/www.synopsys.com\/. Accessed Apr 2020"},{"key":"8_CR14","series-title":"Springer Series in Advanced Microelectronics","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-2508-9","volume-title":"Fundamentals of Bias Temperature Instability in MOS Transistors","year":"2016","unstructured":"Mahapatra, S. (ed.): Fundamentals of Bias Temperature Instability in MOS Transistors. SSAM, vol. 52. Springer, New Delhi (2016). https:\/\/doi.org\/10.1007\/978-81-322-2508-9"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T14:39:00Z","timestamp":1671201540000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_8","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}