{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:37:13Z","timestamp":1742913433150,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031215131"},{"type":"electronic","value":"9783031215148"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-21514-8_9","type":"book-chapter","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T13:22:24Z","timestamp":1671196944000},"page":"97-106","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Impact of Temperature on NDR Characteristics of a Negative Capacitance FinFET: Role of Landau Parameter (\u03b1)"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4285-7750","authenticated-orcid":false,"given":"Rajeewa Kumar","family":"Jaisawal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7963-6391","authenticated-orcid":false,"given":"Sunil","family":"Rathore","sequence":"additional","affiliation":[]},{"given":"P. N.","family":"Kondekar","sequence":"additional","affiliation":[]},{"given":"Navjeet","family":"Bagga","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,17]]},"reference":[{"key":"9_CR1","doi-asserted-by":"publisher","unstructured":"Jin, M., et al.: Reliability characterization of 10nm FinFET technology with multi-VT gate stack for low power and high performance. In: IEEE International Electron Devices Meeting (IEDM), pp. 15.1.1\u201315.1.4 (December 2016). https:\/\/doi.org\/10.1109\/IEDM.2016.7838420","DOI":"10.1109\/IEDM.2016.7838420"},{"key":"9_CR2","doi-asserted-by":"publisher","unstructured":"Jaisawal, R.K., et al.: Assessing the analog\/RF and linearity performances of FinFET using high threshold voltage techniques. Semicond. Sci. Technol. 37(05), 055010 (April 2022). https:\/\/doi.org\/10.1088\/1361-6641\/ac6128","DOI":"10.1088\/1361-6641\/ac6128"},{"key":"9_CR3","doi-asserted-by":"publisher","unstructured":"Lin, C.-H., et al.: High performance 14nm SOI FinFET CMOS technology with 0.0174\u00b5m2 embedded DRAM and 15 levels of Cu metallization. In: IEEE International Electron Devices Meeting, pp. 3.8.1\u20133.8.3 (December 2014). https:\/\/doi.org\/10.1109\/IEDM.2014.7046977","DOI":"10.1109\/IEDM.2014.7046977"},{"key":"9_CR4","doi-asserted-by":"publisher","unstructured":"Rathore, S., Jaisawal, R.K., Suryavanshi, P., Kondekar, P.N.: Investigation of ambient temperature and thermal contact resistance induced self-heating effects in nanosheet FET. Semicond. Sci. Technol. 37(5), 055019 (April 2022). https:\/\/doi.org\/10.1088\/1361-6641\/ac62fb","DOI":"10.1088\/1361-6641\/ac62fb"},{"key":"9_CR5","doi-asserted-by":"publisher","unstructured":"Bagga, N., Ni, K., Chauhan, N., Prakash, O., Hu, X.S., Amrouch, H.: Cleaved-gate ferroelectric FET for reliable multi-level cell storage. In: IEEE International Reliability Physics Symposium (IRPS), pp. P5-1\u2013P5-5 (March 2022). https:\/\/doi.org\/10.1109\/IRPS48227.2022.9764553","DOI":"10.1109\/IRPS48227.2022.9764553"},{"key":"9_CR6","doi-asserted-by":"publisher","unstructured":"Lin, Y.-K., et al.: Analysis and modeling of inner fringing field effect on negative capacitance FinFETs. IEEE Trans. Electron Devices. 66(4), 2023\u20132027 (April 2019). https:\/\/doi.org\/10.1109\/TED.2019.2899810","DOI":"10.1109\/TED.2019.2899810"},{"key":"9_CR7","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1021\/nl071804g","volume":"8","author":"S Salahuddin","year":"2008","unstructured":"Salahuddin, S., Datta, S.: Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano Lett. 8, 405\u2013410 (2008). https:\/\/doi.org\/10.1021\/nl071804g","journal-title":"Nano Lett."},{"key":"9_CR8","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac328a","volume":"33","author":"N Chauhan","year":"2022","unstructured":"Chauhan, N., et al.: BOX engineering to mitigate negative differential resistance in MFIS negative capacitance FDSOI FET: an analog perspective. Nanotechnology 33, 085203 (2022). https:\/\/doi.org\/10.1088\/1361-6528\/ac328a","journal-title":"Nanotechnology"},{"key":"9_CR9","doi-asserted-by":"publisher","unstructured":"Jaisawal, R.K., Kondekar, P., Yadav, S., Upadhyay, P., Awadhiya, B., Rathore, S.: Insights into the operation of negative capacitance FinFET for low power logic applications. Microelectron. J. 119, 105321 (January 2022). https:\/\/doi.org\/10.1016\/j.mejo.2021.105321","DOI":"10.1016\/j.mejo.2021.105321"},{"issue":"09","key":"9_CR10","doi-asserted-by":"publisher","first-page":"3909","DOI":"10.1109\/TED.2018.2852679","volume":"65","author":"Y Liang","year":"2018","unstructured":"Liang, Y., et al.: Influence of body effect on sample-andhold circuit design using negative capacitance FET. IEEE Trans. Electron Devices 65(09), 3909\u20133914 (2018). https:\/\/doi.org\/10.1109\/TED.2018.2852679","journal-title":"IEEE Trans. Electron Devices"},{"key":"9_CR11","doi-asserted-by":"publisher","unstructured":"Krivokapic, Z., et al.: 14nm Ferroelectric FinFET technology with steep subthreshold slope for ultra-low power applications. In: IEEE International Electron Devices Meeting (IEDM), pp. 15.1.1\u201315.1.4 (December 2017). https:\/\/doi.org\/10.1109\/IEDM.2017.8268393","DOI":"10.1109\/IEDM.2017.8268393"},{"issue":"5","key":"9_CR12","doi-asserted-by":"publisher","first-page":"2033","DOI":"10.1109\/TED.2018.2817238","volume":"65","author":"H Agarwal","year":"2018","unstructured":"Agarwal, H., et al.: Engineering negative differential resistance in NCFETs for analog applications. IEEE Trans. Electron Devices 65(5), 2033\u20132039 (2018). https:\/\/doi.org\/10.1109\/TED.2018.2817238","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"9_CR13","doi-asserted-by":"publisher","first-page":"430","DOI":"10.1109\/TUFFC.2021.3116897","volume":"69","author":"N Chauhan","year":"2022","unstructured":"Chauhan, N., Bagga, N., Banchhor, S., Datta, A., Dasgupta, S., Bulusu, A.: Negative-to-positive differential resistance transition in ferroelectric FET: physical insight and utilization in analog circuits. IEEE Trans. Ultrason. Ferroelectr. Freq. Control 69(1), 430\u2013437 (2022). https:\/\/doi.org\/10.1109\/TUFFC.2021.3116897","journal-title":"IEEE Trans. Ultrason. Ferroelectr. Freq. Control"},{"issue":"5","key":"9_CR14","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MNANO.2021.3098218","volume":"15","author":"D Das","year":"2021","unstructured":"Das, D., Khan, A.I.: Ferroelectricity in CMOS-compatible hafnium oxides: reviving the ferroelectric field-effect transistor technology. IEEE Nanatechnol. Mag. 15(5), 20\u201332 (2021). https:\/\/doi.org\/10.1109\/MNANO.2021.3098218","journal-title":"IEEE Nanatechnol. Mag."},{"key":"9_CR15","doi-asserted-by":"publisher","unstructured":"B\u00f6scke, T.S., M\u00fcller, J., Braeuhaus, D., Schroeder, U., Bottger, U.: Ferroelectricity in hafnium oxide thin films. Appl. Phys. Lett. 99, 102903\u2013102903 (September 2011). https:\/\/doi.org\/10.1063\/1.3634052","DOI":"10.1063\/1.3634052"},{"key":"9_CR16","doi-asserted-by":"publisher","unstructured":"Hoffmann, M., Max, B., Mittmann, T., Schroeder, U., Slesazeck, S., Mikolajick, T.: Demonstration of high-speed hysteresis-free negative capacitance in ferroelectric Hf0.5Zr0.5O2. In: IEEE International Electron Devices Meeting (IEDM), pp. 31.6.1\u201331.6.4 (December 2018). https:\/\/doi.org\/10.1109\/IEDM.2018.8614677","DOI":"10.1109\/IEDM.2018.8614677"},{"key":"9_CR17","unstructured":"Synopsys Inc. Version K-2015.06-SP1.2020"},{"key":"9_CR18","doi-asserted-by":"publisher","unstructured":"Darwish, M.N., Lentz, J.L., Pinto, M.R., Zeitzoff, P.M., Krutsick, T.J., Hong Ha Vuong: An improved electron and hole mobility model for general purpose device simulation. IEEE Trans. Electron Devices. 44(9), 1529\u20131538 (September 1997). https:\/\/doi.org\/10.1109\/16.622611","DOI":"10.1109\/16.622611"},{"issue":"2","key":"9_CR19","doi-asserted-by":"publisher","first-page":"853","DOI":"10.1109\/TED.2020.3043222","volume":"68","author":"S Yadav","year":"2021","unstructured":"Yadav, S., Upadhyay, P., Awadhiya, B., Kondekar, P.N.: Design and analysis of improved phase-transition FinFET utilizing negative capacitance. IEEE Trans. Electron Devices 68(2), 853\u2013859 (2021). https:\/\/doi.org\/10.1109\/TED.2020.3043222","journal-title":"IEEE Trans. Electron Devices"},{"key":"9_CR20","doi-asserted-by":"publisher","unstructured":"Pahwa, G., Dutta, T., Agarwal, A., Chauhan, Y.S.: Designing energy efficient and hysteresis free negative capacitance FinFET with negative DIBL and 3.5X ION using compact modeling approach. In: 46th European Solid-State Device Research Conference (ESSDERC), pp. 41\u201346 (September 2016). https:\/\/doi.org\/10.1109\/ESSDERC.2016.7599584","DOI":"10.1109\/ESSDERC.2016.7599584"},{"key":"9_CR21","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2022.3181672","author":"S Rathore","year":"2022","unstructured":"Rathore, S., Jaisawal, R.K., Kondekar, P.N., Bagga, N.: Design optimization of three-stacked nanosheet FET from self-heating effects perspective. IEEE Trans. Device Mater. Reliab. (2022). https:\/\/doi.org\/10.1109\/TDMR.2022.3181672","journal-title":"IEEE Trans. Device Mater. Reliab."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-21514-8_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T14:38:53Z","timestamp":1671201533000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-21514-8_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031215131","9783031215148"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-21514-8_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"17 December 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Jammu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iitjammu.ac.in\/vdat2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"220","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}