{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T03:19:46Z","timestamp":1743131986307,"version":"3.40.3"},"publisher-location":"Cham","reference-count":34,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031314193"},{"type":"electronic","value":"9783031314209"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-31420-9_8","type":"book-chapter","created":{"date-parts":[[2023,4,28]],"date-time":"2023-04-28T13:03:24Z","timestamp":1682687004000},"page":"131-139","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Fast Recovery Method for\u00a0HT Tamper in\u00a0Embedded Processor"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1477-3739","authenticated-orcid":false,"given":"Wanting","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Shiwei","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0598-761X","authenticated-orcid":false,"given":"Kuo-Hui","family":"Yeh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,4,29]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Bhunia, S., Hsiao, M.-S., Banga, M., Narasimhan, S.: Hardware trojan attacks: threat analysis and countermeasures. In: Proceedings of the IEEE, pp. 1229\u20131247. IEEE (2014)","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Kuo, M.-H., Hu, C.-M., Lee, K.-J.: Time-related hardware trojan attacks on processor cores. In: IEEE International Test Conference in Asia (ITC-Asia), pp. 43\u201348. IEEE, Tokyo (2019)","DOI":"10.1109\/ITC-Asia.2019.00021"},{"issue":"1","key":"8_CR3","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1049\/iet-sen.2013.0020","volume":"8","author":"P Okane","year":"2014","unstructured":"Okane, P., Sezer, S., McLaughlin, K., Im, E.: Malware detection: program run length against detection rate. IET Softw. 8(1), 42\u201351 (2014)","journal-title":"IET Softw."},{"issue":"2","key":"8_CR4","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1007\/s11416-008-0109-x","volume":"5","author":"L Duflot","year":"2008","unstructured":"Duflot, L.: CPU bugs, CPU backdoors and consequences on security. J. Comput. Virol. 5(2), 91\u2013104 (2008)","journal-title":"J. Comput. Virol."},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Zhou, L., Makris, Y.: Hardware-based on-line intrusion detection via system call routine fingerprinting. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1546\u20131551. IEEE, Lausanne (2017)","DOI":"10.23919\/DATE.2017.7927236"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Liu, L., et al.: Jintide\u00ae: a hardware security enhanced server CPU with xeon\u00ae cores under runtime surveillance by an in-package dynamicall reconfigurable processor. In: 2019 IEEE Hot Chips 31 Symposium (HCS), pp. 1\u201325. IEEE, Cupertino (2019)","DOI":"10.1109\/HOTCHIPS.2019.8875682"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Hoque, T., Wang, X., Basak, A., Karam, R., Bhunia, S.: Hardware Trojan attacks in embedded memory. In: 2018 IEEE 36th VLSI Test Symposium (VTS), pp. 1\u20136. IEEE, San Francisco (2018)","DOI":"10.1109\/VTS.2018.8368630"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Wang, X., Mal-Sarkar, T., Krishna, A., Narasimhan, S., Bhunia, S.: Software exploitable hardware Trojans in embedded processor. In: 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 55\u201358. IEEE, Austin (2012)","DOI":"10.1109\/DFT.2012.6378199"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Zhao, Y., Wang, X., Jiang, Y., Mei, Y., Singh, A.-K., Mak, T.: On a new hardware Trojan attack on power budgeting of many core systems. In: 31st IEEE International System-on-Chip Conference (SOCC), pp. 1\u20136. IEEE, Arlington, VA, USA (2018)","DOI":"10.1109\/SOCC.2018.8618565"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Zhou, J., Li, M., Guo, P., Liu, W.: Mitigation of tampering attacks for MR-based thermal sensing in optical NoCs. In: 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 554\u2013559. IEEE, Limassol, Cyprus (2020)","DOI":"10.1109\/ISVLSI49217.2020.00009"},{"key":"8_CR11","doi-asserted-by":"publisher","first-page":"70900","DOI":"10.1109\/ACCESS.2020.2987088","volume":"8","author":"N Zaraee","year":"2020","unstructured":"Zaraee, N., Zhou, B., Vigil, K., Shahjamali, M., Joshi, A., Selim, \u00dc.M.: Gate-level validation of integrated circuits with structured-illumination read-out of embedded optical signatures. IEEE Access 8, 70900\u201370912 (2020)","journal-title":"IEEE Access"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Chhabra, S., Lata, K.: Key-based Obfuscation using HT-like Trigger Circuit for 128-bit AES Hardware IP Core. In: 34th International System-on-Chip Conference (SOCC), pp. 164\u2013169. IEEE, Las Vegas, NV, USA (2021)","DOI":"10.1109\/SOCC52499.2021.9739619"},{"issue":"10","key":"8_CR13","first-page":"1985","volume":"40","author":"H Ma","year":"2021","unstructured":"Ma, H., et al.: On-chip trust evaluation utilizing TDC-based parameter-adjustable security primitive. IEEE Trans. TCAD 40(10), 1985\u20131994 (2021)","journal-title":"IEEE Trans. TCAD"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Lin D, Wu C.: Real-time active tampering detection of surveillance camera and implementation on digital signal processor. In: 2012 Eighth International Conference on Intelligent Information Hiding and Multimedia Signal Processing, pp. 383\u2013386. IEEE, Piraeus-Athens, Greece (2012)","DOI":"10.1109\/IIH-MSP.2012.99"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Baba Y, Homma N, Miyamoto A, Aoki T.: Design of tamper-resistant registers for multiple-valued cryptographic processors. In: 40th IEEE International Symposium on Multiple-Valued Logic, pp. 67\u201372. IEEE, Barcelona, Spain (2010)","DOI":"10.1109\/ISMVL.2010.20"},{"key":"8_CR16","unstructured":"Yang, J., Zhang, Y., Gao, L.: Fast secure processor for inhibiting software piracy and tampering. In: 36th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 351\u2013360. IEEE, San Diego, CA, USA (2003)"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Bashiri, M., Miremadi, S.-G., Fazeli, M.: A Checkpointing technique for rollback error recovery in embedded systems. In: 2006 International Conference on Microelectronics, pp. 174\u2013177. IEEE, Dhahran, Saudi Arabia (2006)","DOI":"10.1109\/ICM.2006.373295"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Xu, M., Zhao, H., Li, J., Zhang, H.: Steady rollback and recovery policy based on integrity measurement. In: 2010 IEEE International Conference on Intelligent Computing and Intelligent Systems, pp. 834\u2013836. IEEE, Xiamen (2010)","DOI":"10.1109\/ICICISYS.2010.5658636"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Chen, C.-H., Ting, Y, Heh, J.-S.: Low overhead incremental checkpointing and rollback recovery scheme on windows operating system. In: Third International Conference on Knowledge Discovery and Data Mining, pp. 268\u2013271. IEEE, Phuket, Thailand (2010)","DOI":"10.1109\/WKDD.2010.135"},{"issue":"4","key":"8_CR20","doi-asserted-by":"publisher","first-page":"548","DOI":"10.1109\/12.54848","volume":"39","author":"Y Tamir","year":"1990","unstructured":"Tamir, Y., Tremblay, M.: High-performance fault-tolerant VLSI systems using micro rollback. IEEE Trans. Comput. 39(4), 548\u2013554 (1990)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"8_CR21","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/40.755464","volume":"19","author":"T-J Slegel","year":"1999","unstructured":"Slegel, T.-J., et al.: IBM\u2019s S\/390 G5 microprocessor design. IEEE Micro 19(2), 12\u201323 (1999)","journal-title":"IEEE Micro"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Sorin, D., Martin, M., Hill, M., Wood, D.: SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery. In: 29th Annual International Symposium on Computer Architecture, pp. 123\u2013134. IEEE, Anchorage, AK, USA (2002)","DOI":"10.1145\/545214.545229"},{"issue":"7","key":"8_CR23","doi-asserted-by":"publisher","first-page":"2426","DOI":"10.1109\/TVLSI.2015.2512839","volume":"24","author":"M Salehi","year":"2016","unstructured":"Salehi, M., Khavari, T.-M., Rehman, S., Shafique, M., Ejlali, A., Henkel, J.: Two-state checkpointing for energy-efficient fault tolerance in hard real-time systems. IEEE Trans. VLSI 24(7), 2426\u20132437 (2016)","journal-title":"IEEE Trans. VLSI"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Li, T., Ambrose, J., Parameswaran, S..: RECORD: reducing register traffic for checkpointing in embedded processors. In: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 582\u2013587. IEEE, Dresden, Germany (2016)","DOI":"10.3850\/9783981537079_0191"},{"key":"8_CR25","doi-asserted-by":"crossref","unstructured":"Do, X., Ha, V., Tran, V., Renault, \u00c9.: The technique of locking memory on Linux operating system - application in checkpointing. In: 6th NAFOSTED Conference on Information and Computer Science (NICS), pp. 178\u2013183. IEEE, Hanoi, Vietnam (2019)","DOI":"10.1109\/NICS48868.2019.9023816"},{"issue":"11","key":"8_CR26","doi-asserted-by":"publisher","first-page":"2314","DOI":"10.1109\/TVLSI.2020.3021533","volume":"28","author":"X Wang","year":"2020","unstructured":"Wang, X., Zhao, Z., Xu, D., Zhang, Z., Hao, Q., Liu, M.: An M-cache-based security monitoring and fault recovery architecture for embedded processor. IEEE Trans. VLSI 28(11), 2314\u20132327 (2020)","journal-title":"IEEE Trans. VLSI"},{"key":"8_CR27","doi-asserted-by":"crossref","unstructured":"Chaudhari, A., Park, J., Abraham, J.: A framework for low overhead hardware based runtime control flow error detection and recovery. In: 31st VLSI Test Symposium (VTS), pp. 1\u20136. IEEE, Berkeley, CA, USA (2013)","DOI":"10.1109\/VTS.2013.6548908"},{"key":"8_CR28","doi-asserted-by":"crossref","unstructured":"Huu, N., Robisson, B., Agoyan, M., Drach, N.: Low-cost recovery for the code integrity protection in secure embedded processors. In: 2011 IEEE International Symposium on Hardware-Oriented Security and Trust, pp. 99\u2013104. IEEE, San Diego, CA, USA (2011)","DOI":"10.1109\/HST.2011.5955004"},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Gizopoulos, D., et al.: Architectures for online error detection and recovery in multicore processors. In: 2011 Design, Automation & Test in Europe, pp. 1\u20136. IEEE, Grenoble, France (2011)","DOI":"10.1109\/DATE.2011.5763096"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"Kundu, K., Khan, O.: Efficient error-detection and recovery mechanisms for reliability and resiliency of multicores. In: 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), pp. 12\u201313. IEEE, Kolkata, India (2016)","DOI":"10.1109\/VLSID.2016.133"},{"key":"8_CR31","unstructured":"Zhou, W.-T., Li, L., Yuan, S.-W.: China Patent, vol. 202210262087, pp. 4 (2022)"},{"key":"8_CR32","unstructured":"PULpino Datasheet. https:\/\/pulp-platform.org\/docs\/pulpino_datasheet.pdf"},{"key":"8_CR33","unstructured":"PULpino Project. https:\/\/github.com\/pulpplatform\/pulpino"},{"issue":"10","key":"8_CR34","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1587\/elex.18.20210098","volume":"18","author":"S-W Yuan","year":"2021","unstructured":"Yuan, S.-W., Li, L., He, Y.-H., Zhou, W.-T., Li, J.: Real-time detection of hardware trojan attacks on general-Purpose Registers in a RISC-V processor. IEICE Electron. Express 18(10), 1\u20133 (2021)","journal-title":"IEICE Electron. Express"}],"container-title":["Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","Blockchain Technology and Emerging Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-31420-9_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,19]],"date-time":"2024-10-19T11:49:34Z","timestamp":1729338574000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-31420-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031314193","9783031314209"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-31420-9_8","relation":{},"ISSN":["1867-8211","1867-822X"],"issn-type":[{"type":"print","value":"1867-8211"},{"type":"electronic","value":"1867-822X"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"29 April 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"BlockTEA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Blockchain Technology and Emerging Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Copenhagen","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Denmark","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 November 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 November 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"blocktea2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Confy Plus","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"28","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"10","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}