{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:33:47Z","timestamp":1742913227859,"version":"3.40.3"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031314445"},{"type":"electronic","value":"9783031314452"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-31445-2_4","type":"book-chapter","created":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T23:30:02Z","timestamp":1683761402000},"page":"47-63","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Employing Polyhedral Methods to\u00a0Reduce Data Movement in\u00a0FPGA Stencil Codes"],"prefix":"10.1007","author":[{"given":"Florian","family":"Mayer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julian","family":"Brandner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Philippsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,5,10]]},"reference":[{"key":"4_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1007\/978-3-642-11970-5_16","volume-title":"Compiler Construction","author":"M-W Benabderrahmane","year":"2010","unstructured":"Benabderrahmane, M.-W., Pouchet, L.-N., Cohen, A., Bastoul, C.: The polyhedral model is more widely applicable than you think. In: Gupta, R. (ed.) CC 2010. LNCS, vol. 6011, pp. 283\u2013303. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-11970-5_16"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Bondhugula, U., Hartono, A., Ramanujam, J., Sadayappan, P.: A practical automatic polyhedral parallelizer and locality optimizer. In: Proceedings of the International Conference on Programming Language Design and Implementation (PLDI 2008), Tucson, AZ, pp. 101\u2013113, June 2008","DOI":"10.1145\/1379022.1375595"},{"issue":"3\u20134","key":"4_CR3","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1016\/S0167-8191(98)00020-9","volume":"24","author":"P Boulet","year":"1998","unstructured":"Boulet, P., Darte, A., Silber, G.A., Vivien, F.: Loop parallelization algorithms: from parallelism extraction to code generation. Parallel Comput. 24(3\u20134), 421\u2013444 (1998)","journal-title":"Parallel Comput."},{"key":"4_CR4","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-319-26408-0_8","volume-title":"FPGAs for Software Programmers","author":"J Cong","year":"2016","unstructured":"Cong, J., Huang, M., Pan, P., Wang, Y., Zhang, P.: Source-to-Source Optimization for HLS. In: Koch, D., Hannig, F., Ziener, D. (eds.) FPGAs for Software Programmers, pp. 137\u2013163. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-26408-0_8"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Farahmand, F., Ferozpuri, A., Diehl, W., Gaj, K.: Minerva: automated hardware optimization tool. In: Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig 2017), Cancun, Mexico, pp. 1\u20138, December 2017","DOI":"10.1109\/RECONFIG.2017.8279804"},{"issue":"5","key":"4_CR6","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1007\/BF01407835","volume":"21","author":"P Feautrier","year":"1992","unstructured":"Feautrier, P.: Some efficient solutions to the affine scheduling problem. I. One-dimensional time. Int. J. Parallel Program. 21(5), 313\u2013347 (1992)","journal-title":"Int. J. Parallel Program."},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Ferretti, L., Ansaloni, G., Pozzi, L.: Lattice-traversing design space exploration for high level synthesis. In: Proceedings of the International Conference on Computer Design (ICCD 2018), Orlando, FL, pp. 210\u2013217, October 2018","DOI":"10.1109\/ICCD.2018.00040"},{"issue":"2","key":"4_CR8","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1145\/643470.643472","volume":"2","author":"B Franke","year":"2003","unstructured":"Franke, B., O\u2019Boyle, M.: Array recovery and high-level transformations for DSP applications. ACM Trans. Embedded Comput. Syst. 2(2), 132\u2013162 (2003)","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Grosser, T., Ramanujam, J., Pouchet, L.N., Sadayappan, P., Pop, S.: Optimistic delinearization of parametrically sized arrays. In: Proceedings of the International Conference on Supercomputing (ICS 2015), Newport Beach, CA, pp. 351\u2013360, June 2015","DOI":"10.1145\/2751205.2751248"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Issenin, I., Brockmeyer, E., Miranda, M., Dutt, N.: DRDU: a data reuse analysis technique for efficient scratch-pad memory management. ACM Trans. Design Automation of Electronic Syst. 12(2), Article 15, 1\u201328 (2007)","DOI":"10.1145\/1230800.1230807"},{"key":"4_CR11","unstructured":"Johnson, N.: The Adept Benchmark Suite (2015). https:\/\/github.com\/EPCCed\/adept-kernel-openmp. Accessed 2 Sept 2022"},{"issue":"3","key":"4_CR12","doi-asserted-by":"publisher","first-page":"563","DOI":"10.1145\/321406.321418","volume":"14","author":"RM Karp","year":"1967","unstructured":"Karp, R.M., Miller, R.E., Winograd, S.: The organization of computations for uniform recurrence equations. J. ACM 14(3), 563\u2013590 (1967)","journal-title":"J. ACM"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Kodukula, I., Ahmed, N., Pingali, K.: Data-centric multi-level blocking. In: Proceedings International Conference on Programming Language Design and Implementation (PLDI 1997), Las Vegas, NV, pp. 346\u2013357, June 1997","DOI":"10.1145\/258916.258946"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Langhammer, M., Pasca, B.: Design and implementation of an embedded FPGA floating point DSP block. In: Proceedings of the International Symposium on Computer Arithmetic, Lyon, France, pp. 26\u201333, June 2015","DOI":"10.1109\/ARITH.2015.18"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Liu, J., Wickerson, J., Constantinides, G.A.: Loop splitting for efficient pipelining in high-level synthesis. In: Proceedings of the International of the Symposium on Field-Programmable Custom Computing Machines (FCCM 2016), Washington, DC, pp. 72\u201379, May 2016","DOI":"10.1109\/FCCM.2016.27"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Maslov, V.: Delinearization: an efficient way to break multiloop dependence equations. In: Proceedings International Conference on Programming Language Design and Implementation (PLDI 1992), San Francisco, CA, pp. 152\u2013161, June 1992","DOI":"10.1145\/143103.143130"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Mayer, F., Brandner, J., Hellmann, M., Schwarzer, J., Philippsen, M.: The ORKA-HPC compiler\u2013practical OpenMP for FPGAs. In: Proceedings of the International Workshop on Languages and Compilers for Parallel Computing (LCPC 2021), Newark, DE, pp. 83\u201397, October 2021","DOI":"10.1007\/978-3-030-99372-6_6"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Meeus, W., Stroobandt, D.: Data reuse buffer synthesis using the polyhedral model. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(7), 1340\u20131353 (2018)","DOI":"10.1109\/TVLSI.2018.2817159"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Natale, G., Stramondo, G., Bressana, P., Cattaneo, R., Sciuto, D., Santambrogio, M.D.: A polyhedral model-based framework for dataflow implementation on FPGA devices of Iterative Stencil Loops. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD 2016), Austin, TX, pp. 1\u20138, November 2016","DOI":"10.1145\/2966986.2966995"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Pouchet, L.N., Zhang, P., Sadayappan, P., Cong, J.: Polyhedral-based data reuse optimization for configurable computing. In: Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA 2013), Montery, CA, pp. 29\u201338, February 2013","DOI":"10.1145\/2435264.2435273"},{"key":"4_CR21","unstructured":"Pouchet, L.N.: PolyBench\/C - The Polyhedral Benchmark Suite. http:\/\/web.cse.ohio-state.edu\/~pouchet.2\/software\/polybench\/. Accessed 2 Sept 2022"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Schafer, B.C., Wakabayashi, K.: Divide and conquer high-level synthesis design space exploration. ACM Trans. Des. Autom. Electron. Syst. 17(3) (2012)","DOI":"10.1145\/2209291.2209302"},{"key":"4_CR23","unstructured":"Shin, J., Chame, J., Hall, M.: Compiler-controlled caching in superword register files for multimedia extension architectures. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT 2002), Chicago, IL, pp. 45\u201355, September 2002"},{"key":"4_CR24","unstructured":"SPEC: SPEC ACCEL. https:\/\/www.spec.org\/accel\/. Accessed 2 Sept 2022"},{"key":"4_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1007\/978-3-642-15582-6_49","volume-title":"Mathematical Software \u2013 ICMS 2010","author":"S Verdoolaege","year":"2010","unstructured":"Verdoolaege, S.: ISL: an integer set library for the polyhedral model. In: Fukuda, K., Hoeven, J., Joswig, M., Takayama, N. (eds.) ICMS 2010. LNCS, vol. 6327, pp. 299\u2013302. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-15582-6_49"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Verdoolaege, S., Carlos Juega, J., Cohen, A., Ignacio G\u00f3mez, J., Tenllado, C., Catthoor, F.: Polyhedral Parallel Code Generation for CUDA. ACM Trans. Archit. Code Optimiz. 9(4), Article 54, pp. 1\u201323 (2013)","DOI":"10.1145\/2400682.2400713"},{"key":"4_CR27","doi-asserted-by":"crossref","unstructured":"Wang, J., Guo, L., Cong, J.: AutoSA: a polyhedral compiler for high-performance systolic arrays on FPGA. In: Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA 2021), pp. 93\u2013104. Virtual Event, USA, February 2021","DOI":"10.1145\/3431920.3439292"},{"key":"4_CR28","doi-asserted-by":"crossref","unstructured":"Wolf, M.E., Lam, M.S.: A data locality optimizing algorithm. In: Proceedings of the International Conference on Programming Language Design and Implementation (PLDI 1991), Toronto, Canada, pp. 30\u201344, June 1991","DOI":"10.1145\/113445.113449"},{"key":"4_CR29","doi-asserted-by":"crossref","unstructured":"Zhong, G., Venkataramani, V., Liang, Y., Mitra, T., Niar, S.: Design space exploration of multiple loops on FPGAs using high level synthesis. In: Proceedings of the International Conference on Computer Design (ICCD 2014), Seoul, South Korea, pp. 456\u2013463, October 2014","DOI":"10.1109\/ICCD.2014.6974719"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-31445-2_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T23:31:44Z","timestamp":1683761504000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-31445-2_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031314445","9783031314452"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-31445-2_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"10 May 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"LCPC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Languages and Compilers for Parallel Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Chicago, IL","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12 October 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14 October 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"35","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"lcpc2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/publish.illinois.edu\/lcpc2022atillinois\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"hotcrp","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"12","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"9","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"75% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}