{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T12:17:23Z","timestamp":1743077843518,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031320408"},{"type":"electronic","value":"9783031320415"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-32041-5_1","type":"book-chapter","created":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T21:56:29Z","timestamp":1683755789000},"page":"3-21","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["CPU Architecture Modelling and Co-design"],"prefix":"10.1007","author":[{"given":"Bine","family":"Brank","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7296-7817","authenticated-orcid":false,"given":"Dirk","family":"Pleiter","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,5,10]]},"reference":[{"key":"1_CR1","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1016\/j.softx.2015.06.001","volume":"1","author":"MJ Abraham","year":"2015","unstructured":"Abraham, M.J., et al.: GROMACS: high performance molecular simulations through multi-level parallelism from laptops to supercomputers. SoftwareX 1, 19\u201325 (2015). https:\/\/doi.org\/10.1016\/j.softx.2015.06.001","journal-title":"SoftwareX"},{"key":"1_CR2","doi-asserted-by":"publisher","unstructured":"Akram, A., Sawalha, L.: Validation of the gem5 simulator for x86 architectures. In: 2019 IEEE\/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS), pp. 53\u201358 (2019). https:\/\/doi.org\/10.1109\/PMBS49563.2019.00012","DOI":"10.1109\/PMBS49563.2019.00012"},{"key":"1_CR3","doi-asserted-by":"publisher","unstructured":"Armejach, A., et al.: Stencil codes on a vector length agnostic architecture. In: Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques (PACT 2018). Association for Computing Machinery, New York, NY, USA (2018). https:\/\/doi.org\/10.1145\/3243176.3243192","DOI":"10.1145\/3243176.3243192"},{"key":"1_CR4","doi-asserted-by":"publisher","unstructured":"Bailey, D.H.: The NAS parallel benchmarks. Tech. rep., LBNL (2009). https:\/\/doi.org\/10.2172\/983318","DOI":"10.2172\/983318"},{"issue":"2","key":"1_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011). https:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput. Archit. News"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Cataldo, R., et al.: Architectural exploration of last-level caches targeting homogeneous multicore systems. In: Proceedings of the 29th Symposium on Integrated Circuits and Systems Design: Chip on the Mountains (SBCCI 2016). IEEE Press (2017)","DOI":"10.1109\/SBCCI.2016.7724050"},{"issue":"7","key":"1_CR7","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1145\/3361682","volume":"63","author":"WJ Dally","year":"2020","unstructured":"Dally, W.J., Turakhia, Y., Han, S.: Domain-specific hardware accelerators. Commun. ACM 63(7), 48\u201357 (2020). https:\/\/doi.org\/10.1145\/3361682","journal-title":"Commun. ACM"},{"issue":"25","key":"1_CR8","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/22\/25\/253202","volume":"22","author":"J Enkovaara","year":"2010","unstructured":"Enkovaara, J., et al.: Electronic structure calculations with GPAW: a real-space implementation of the projector augmented-wave method. J. Phys.: Condens. Matter 22(25), 253202 (2010). https:\/\/doi.org\/10.1088\/0953-8984\/22\/25\/253202","journal-title":"J. Phys.: Condens. Matter"},{"key":"1_CR9","doi-asserted-by":"publisher","unstructured":"Ghosh, A., Sinha, A., Chatterjee, A.: Exploring network on chip architectures using GEM5. In: 2017 International Conference on Information Technology (ICIT), pp. 50\u201355 (2017). https:\/\/doi.org\/10.1109\/ICIT.2017.16","DOI":"10.1109\/ICIT.2017.16"},{"key":"1_CR10","doi-asserted-by":"publisher","unstructured":"Halloun, I.A.: Modeling Theory in Science Education, vol. 24. Springer, Dordrecht (2007). https:\/\/doi.org\/10.1007\/1-4020-2140-2","DOI":"10.1007\/1-4020-2140-2"},{"issue":"5","key":"1_CR11","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1119\/1.15129","volume":"55","author":"D Hestenes","year":"1987","unstructured":"Hestenes, D.: Toward a modeling theory of physics instruction. Am. J. Phys. 55(5), 440\u2013454 (1987). https:\/\/doi.org\/10.1119\/1.15129","journal-title":"Am. J. Phys."},{"key":"1_CR12","unstructured":"Kodama, Y., Odajima, T., Asato, A., Sato, M.: Evaluation of the RIKEN Post-K processor simulator. CoRR abs\/1904.06451 (2019). http:\/\/arxiv.org\/abs\/1904.06451"},{"key":"1_CR13","doi-asserted-by":"publisher","unstructured":"Lavin, P., et\u00a0al.: Evaluating gather and scatter performance on CPUs and GPUs. In: The International Symposium on Memory Systems (MEMSYS 2020), pp. 209\u2013222. Association for Computing Machinery, New York, NY, USA (2020). https:\/\/doi.org\/10.1145\/3422575.3422794","DOI":"10.1145\/3422575.3422794"},{"key":"1_CR14","unstructured":"Lioen, W., et\u00a0al.: D7.4: evaluation of benchmark performance (Final). Tech. rep., PRACE (2021). https:\/\/prace-ri.eu\/wp-content\/uploads\/PRACE6IP-D7.4.pdf"},{"key":"1_CR15","doi-asserted-by":"publisher","unstructured":"Lowe-Power, J., et al.: The gem5 simulator: version 20.0+ (2020). https:\/\/doi.org\/10.48550\/ARXIV.2007.03152","DOI":"10.48550\/ARXIV.2007.03152"},{"key":"1_CR16","unstructured":"McCalpin, J.D.: Memory bandwidth and machine balance in current high performance computers. IEEE Comput. Soc. Tech. Committee Comput. Archit. Newsl. 2, 19\u201325 (1995)"},{"key":"1_CR17","doi-asserted-by":"publisher","unstructured":"Ortega, C., et al.: Data prefetching on in-order processors. In: 2018 International Conference on High Performance Computing and Simulation (HPCS), pp. 322\u2013329 (2018). https:\/\/doi.org\/10.1109\/HPCS.2018.00061","DOI":"10.1109\/HPCS.2018.00061"},{"issue":"2","key":"1_CR18","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/MM.2020.2972222","volume":"40","author":"A Pellegrini","year":"2020","unstructured":"Pellegrini, A., et al.: The Arm Neoverse N1 platform: building blocks for the next-gen cloud-to-edge infrastructure SoC. IEEE Micro 40(2), 53\u201362 (2020). https:\/\/doi.org\/10.1109\/MM.2020.2972222","journal-title":"IEEE Micro"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Sato, M., et al.: Co-design for A64FX manycore processor and \u201cFugaku\u201d. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC 2020). IEEE Press (2020)","DOI":"10.1109\/SC41405.2020.00051"},{"issue":"11","key":"1_CR20","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/MC.2011.300","volume":"44","author":"J Shalf","year":"2011","unstructured":"Shalf, J., Quinlan, D., Janssen, C.: Rethinking hardware-software codesign for exascale systems. Computer 44(11), 22\u201330 (2011). https:\/\/doi.org\/10.1109\/MC.2011.300","journal-title":"Computer"},{"key":"1_CR21","doi-asserted-by":"publisher","unstructured":"Shao, Y.S., et al.: Co-designing accelerators and SoC interfaces using gem5-Aladdin. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u201312 (2016). https:\/\/doi.org\/10.1109\/MICRO.2016.7783751","DOI":"10.1109\/MICRO.2016.7783751"},{"issue":"2","key":"1_CR22","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2017.35","volume":"37","author":"N Stephens","year":"2017","unstructured":"Stephens, N., et al.: The ARM scalable vector extension. IEEE Micro 37(2), 26\u201339 (2017). https:\/\/doi.org\/10.1109\/MM.2017.35","journal-title":"IEEE Micro"},{"key":"1_CR23","doi-asserted-by":"publisher","unstructured":"Takahashi, D., Franchetti, F.: FFTE on SVE: SPIRAL-generated kernels. In: Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region (HPCAsia2020), pp. 114\u2013122. Association for Computing Machinery, New York, NY, USA (2020). https:\/\/doi.org\/10.1145\/3368474.3368488","DOI":"10.1145\/3368474.3368488"},{"key":"1_CR24","doi-asserted-by":"publisher","first-page":"241","DOI":"10.3233\/978-1-61499-361-2-241","volume":"260","author":"B Thalheim","year":"2014","unstructured":"Thalheim, B.: The conceptual model $$\\equiv $$ an adequate and faithful artifact enhanced by concepts. Front. Artif. Intell. Appl. 260, 241\u2013254 (2014). https:\/\/doi.org\/10.3233\/978-1-61499-361-2-241","journal-title":"Front. Artif. Intell. Appl."},{"key":"1_CR25","doi-asserted-by":"publisher","unstructured":"Walker, M., et al.: Hardware-validated CPU performance and energy modelling. In: 2018 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 44\u201353 (2018). https:\/\/doi.org\/10.1109\/ISPASS.2018.00013","DOI":"10.1109\/ISPASS.2018.00013"},{"key":"1_CR26","doi-asserted-by":"publisher","unstructured":"Zaourar, L., et al.: Multilevel simulation-based co-design of next generation HPC microprocessors. In: 2021 International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS), pp. 18\u201329 (2021). https:\/\/doi.org\/10.1109\/PMBS54543.2021.00008","DOI":"10.1109\/PMBS54543.2021.00008"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-32041-5_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T22:00:12Z","timestamp":1683756012000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-32041-5_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031320408","9783031320415"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-32041-5_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"10 May 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 May 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 May 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.isc-hpc.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"78","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"21","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"27% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.74","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4.49","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}