{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:06:11Z","timestamp":1743062771303,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031360237"},{"type":"electronic","value":"9783031360244"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-36024-4_48","type":"book-chapter","created":{"date-parts":[[2023,6,27]],"date-time":"2023-06-27T15:17:07Z","timestamp":1687879027000},"page":"626-640","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Minimal Path Delay Leading Zero Counters on\u00a0Xilinx FPGAs"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0231-6557","authenticated-orcid":false,"given":"Gregory","family":"Morse","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4484-9172","authenticated-orcid":false,"given":"Tam\u00e1s","family":"Kozsik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3506-558X","authenticated-orcid":false,"given":"P\u00e9ter","family":"Rakyta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,6,26]]},"reference":[{"key":"48_CR1","doi-asserted-by":"publisher","unstructured":"Anderson, J.H., Wang, Q.: Area-efficient FPGA logic elements: architecture and synthesis. In: 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), pp. 369\u2013375 (2011). https:\/\/doi.org\/10.1109\/ASPDAC.2011.5722215","DOI":"10.1109\/ASPDAC.2011.5722215"},{"key":"48_CR2","unstructured":"Anderson, S.E.: Bit twiddling hacks (2005). http:\/\/graphics.stanford.edu\/seander\/bithacks.html"},{"key":"48_CR3","first-page":"1","volume":"1","author":"K Chapman","year":"2014","unstructured":"Chapman, K.: Multiplexer design techniques for Datapath performance with minimized routing resources. Xilinx All Programmable 1, 1\u201332 (2014)","journal-title":"Xilinx All Programmable"},{"key":"48_CR4","doi-asserted-by":"publisher","unstructured":"Dimitrakopoulos, G., Galanopoulos, K., Mavrokefalidis, C., Nikolos, D.: Low-power leading-zero counting and anticipation logic for high-speed floating point units. IEEE Trans. Very Large Scale Integr. Syst. 16(7), 837\u2013850 (2008). https:\/\/doi.org\/10.1109\/TVLSI.2008.2000458","DOI":"10.1109\/TVLSI.2008.2000458"},{"issue":"2","key":"48_CR5","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1587\/transinf.2014RCP0013","volume":"98","author":"K Dohi","year":"2015","unstructured":"Dohi, K., Okina, K., Soejima, R., Shibata, Y., Oguri, K.: Performance modeling of stencil computing on a stream-based FPGA accelerator for efficient design space exploration. IEICE Trans. Inf. Syst. 98(2), 298\u2013308 (2015)","journal-title":"IEICE Trans. Inf. Syst."},{"key":"48_CR6","doi-asserted-by":"publisher","unstructured":"Miao, J., Li, S.: A design for high speed leading-zero counter. In: 2017 IEEE International Symposium on Consumer Electronics (ISCE), pp. 22\u201323 (2017). https:\/\/doi.org\/10.1109\/ISCE.2017.8355536","DOI":"10.1109\/ISCE.2017.8355536"},{"key":"48_CR7","doi-asserted-by":"publisher","unstructured":"Milenkovi\u0107, N.Z., Stankovi\u0107, V.V., Mili\u0107, M.L.: Modular design of fast leading zeros counting circuit. J. Electr. Eng. 66(6), 329\u2013333 (2015). https:\/\/doi.org\/10.2478\/jee-2015-0054","DOI":"10.2478\/jee-2015-0054"},{"key":"48_CR8","doi-asserted-by":"publisher","unstructured":"Nadjia, A., Mohamed, A.: Efficient implementation of AES S-box in LUT-6 FPGAs. In: 2015 4th International Conference on Electrical Engineering (ICEE), pp. 1\u20134 (2015). https:\/\/doi.org\/10.1109\/INTEE.2015.7416679","DOI":"10.1109\/INTEE.2015.7416679"},{"key":"48_CR9","unstructured":"Rakyta, P., Morse, G., N\u00e1dori, J., Majnay-Tak\u00e1cs, Z., Mencer, O., Zimbor\u00e1s, Z.: Highly optimized quantum circuits synthesized via data-flow engines (2022). arXiv preprint arXiv:2211.07685"},{"key":"48_CR10","doi-asserted-by":"publisher","unstructured":"Srivastava, P., Chung, E., Ozana, S.: Asynchronous floating-point adders and communication protocols: a survey. Electronics 9(10), 1687 (2020). https:\/\/doi.org\/10.3390\/electronics9101687, https:\/\/www.mdpi.com\/2079-9292\/9\/10\/1687","DOI":"10.3390\/electronics9101687"},{"key":"48_CR11","doi-asserted-by":"publisher","unstructured":"Summers, S., Rose, A., Sanders, P.: Using MaxCompiler for the high level synthesis of trigger algorithms. J. Instrumentation 12(02), C02015 (2017). https:\/\/doi.org\/10.1088\/1748-0221\/12\/02\/C02015","DOI":"10.1088\/1748-0221\/12\/02\/C02015"},{"issue":"8","key":"48_CR12","doi-asserted-by":"publisher","first-page":"1157","DOI":"10.1109\/4.508263","volume":"31","author":"H Suzuki","year":"1996","unstructured":"Suzuki, H., Morinaka, H., Makino, H., Nakase, Y., Mashiko, K., Sumi, T.: Leading-zero anticipatory logic for high-speed floating point addition. IEEE J. Solid-State Circ. 31(8), 1157\u20131164 (1996). https:\/\/doi.org\/10.1109\/4.508263","journal-title":"IEEE J. Solid-State Circ."},{"key":"48_CR13","doi-asserted-by":"publisher","unstructured":"Walters, E.G.: Array multipliers for high throughput in xilinx FPGAs with 6-input LUTs. Computers 5(4), 20 (2016). https:\/\/doi.org\/10.3390\/computers5040020, https:\/\/www.mdpi.com\/2073-431X\/5\/4\/20","DOI":"10.3390\/computers5040020"},{"key":"48_CR14","doi-asserted-by":"publisher","unstructured":"Wang, H., Gante, J., Zhang, M., Falc\u00e3o, G., Sousa, L., Sinnen, O.: High-level designs of complex FIR filters on FPGAs for the SKA. In: 2016 IEEE 18th International Conference on High Performance Computing and Communications; IEEE 14th International Conference on Smart City; IEEE 2nd International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS), pp. 797\u2013804 (2016). https:\/\/doi.org\/10.1109\/HPCC-SmartCity-DSS.2016.0115","DOI":"10.1109\/HPCC-SmartCity-DSS.2016.0115"},{"key":"48_CR15","unstructured":"Xilinx, I.: Ultrascale architecture configurable logic block user guide (2023). https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug574-ultrascale-clb"},{"key":"48_CR16","unstructured":"Xilinx, I.: Vivado design suite user guide: High level synthesis UG902 (v2020.1) (2023). https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug902-vivado-high-level-synthesis"},{"issue":"1","key":"48_CR17","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/LES.2021.3101688","volume":"14","author":"A Zahir","year":"2022","unstructured":"Zahir, A., Ullah, A., Reviriego, P., Hassnain, S.R.U.: Efficient leading zero count (LZC) implementations for xilinx FPGAs. IEEE Embed. Syst. Lett. 14(1), 35\u201338 (2022). https:\/\/doi.org\/10.1109\/LES.2021.3101688","journal-title":"IEEE Embed. Syst. Lett."},{"key":"48_CR18","doi-asserted-by":"publisher","unstructured":"Zhang, H., Chen, D., Ko, S.B.: High performance and energy efficient single-precision and double-precision merged floating-point adder on FPGA. IET Comput. Digit. Tech. 12(1), 20\u201329 (2018). https:\/\/doi.org\/10.1049\/iet-cdt.2016.0200, https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/abs\/10.1049\/iet-cdt.2016.0200","DOI":"10.1049\/iet-cdt.2016.0200"}],"container-title":["Lecture Notes in Computer Science","Computational Science \u2013 ICCS 2023"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-36024-4_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T13:09:40Z","timestamp":1723554580000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-36024-4_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031360237","9783031360244"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-36024-4_48","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"26 June 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Computational Science","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Prague","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Czech Republic","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 July 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 July 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iccs-computsci2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.iccs-meeting.org\/iccs2023\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"530","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"188","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"94","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"35% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2,8","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3,2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}