{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T14:58:24Z","timestamp":1763564304749,"version":"3.40.3"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031408427"},{"type":"electronic","value":"9783031408434"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-40843-4_31","type":"book-chapter","created":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:02:32Z","timestamp":1692878552000},"page":"419-432","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["Test-Driving RISC-V Vector Hardware for\u00a0HPC"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1648-2740","authenticated-orcid":false,"given":"Joseph K. L.","family":"Lee","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1626-4871","authenticated-orcid":false,"given":"Maurice","family":"Jamieson","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2925-7275","authenticated-orcid":false,"given":"Nick","family":"Brown","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9651-4756","authenticated-orcid":false,"given":"Ricardo","family":"Jesus","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,8,25]]},"reference":[{"unstructured":"Architectures\/RISC-v\/allwinner - fedora project wiki. https:\/\/fedoraproject.org\/wiki\/Architectures\/RISC-V\/Allwinner","key":"31_CR1"},{"unstructured":"Architectures\/RISC-v\/installing - fedora project wiki. https:\/\/fedoraproject.org\/wiki\/Architectures\/RISC-V\/Installing","key":"31_CR2"},{"unstructured":"Download ubuntu for RISC-v platforms. https:\/\/ubuntu.com\/download\/risc-v","key":"31_CR3"},{"unstructured":"ExCALIBUR H &ES RISC-V testbed. http:\/\/riscv.epcc.ed.ac.uk\/","key":"31_CR4"},{"unstructured":"How to setup additional \u2018perf\u2019 events on the HiFive unmatched. https:\/\/arch.cs.ucdavis.edu\/blog\/2022-09-15-perf-hifive","key":"31_CR5"},{"unstructured":"RISC-V: AX45MPV. https:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/riscv-ax45mpv\/","key":"31_CR6"},{"unstructured":"RISC-V:NX27V. https:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/riscv-nx27v\/","key":"31_CR7"},{"unstructured":"riscv-p-spec\/P-ext-proposal.pdf at master $$\\cdot $$ riscv\/riscv-p-spec $$\\cdot $$ GitHub. https:\/\/github.com\/riscv\/riscv-p-spec\/blob\/master\/P-ext-proposal.pdf","key":"31_CR8"},{"unstructured":"SiFive Intelligence X280. https:\/\/www.sifive.com\/cores\/intelligence-x280","key":"31_CR9"},{"unstructured":"SiFive Performance. https:\/\/www.sifive.com\/cores\/performance","key":"31_CR10"},{"unstructured":"T-Head Open Chip Community Download. https:\/\/occ.t-head.cn\/community\/download","key":"31_CR11"},{"unstructured":"Timing analyzer clock analysis. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/support\/support-resources\/design-examples\/design-software\/timinganalyzer\/clocking\/tq-clock.html","key":"31_CR12"},{"unstructured":"RISC-V \u201cV\u201d Vector Extension 1.0 (2021). https:\/\/github.com\/riscv\/riscv-v-spec\/releases\/tag\/v1.0","key":"31_CR13"},{"unstructured":"Vehave User Guide $$\\cdot $$ Wiki $$\\cdot $$ EPI-public\/RISC-V Vector Environment $$\\cdot $$ GitLab (2021). https:\/\/repo.hca.bsc.es\/gitlab\/epi-public\/risc-v-vector-simulation-environment\/-\/wikis\/Vehave-User-Guide","key":"31_CR14"},{"unstructured":"BSC Risc-V Vector Toolchain $$\\cdot $$ Wiki $$\\cdot $$ EPI-public\/RISC-V Vector Environment $$\\cdot $$ GitLab (2022). https:\/\/repo.hca.bsc.es\/gitlab\/epi-public\/risc-v-vector-simulation-environment\/-\/wikis\/BSC-RISC%E2%80%90V-Vector-Toolchain","key":"31_CR15"},{"unstructured":"MLCommons MLPerf Inference Tiny v0.7 Results (2022). https:\/\/mlcommons.org\/","key":"31_CR16"},{"unstructured":"Ocelot: The Berkeley Out-of-Order RISC-V Processor with Vector Support (2023). https:\/\/github.com\/tenstorrent\/riscv-ocelot","key":"31_CR17"},{"unstructured":"OpenC906 (2023). https:\/\/github.com\/T-head-Semi\/openc906","key":"31_CR18"},{"unstructured":"RAJA Performance Suite (2023). https:\/\/github.com\/LLNL\/RAJAPerf","key":"31_CR19"},{"unstructured":"RISC-V Vector Extension Intrinsic Document (2023). https:\/\/github.com\/riscv-non-isa\/rvv-intrinsic-doc","key":"31_CR20"},{"issue":"5","key":"31_CR21","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MM.2022.3184867","volume":"42","author":"N Adit","year":"2022","unstructured":"Adit, N., Sampson, A.: Performance left on the table: an evaluation of compiler autovectorization for RISC-V. IEEE Micro 42(5), 41\u201348 (2022). https:\/\/doi.org\/10.1109\/MM.2022.3184867","journal-title":"IEEE Micro"},{"doi-asserted-by":"publisher","unstructured":"Cavalcante, M., Schuiki, F., Zaruba, F., Schaffner, M., Benini, L.: Ara: A 1-GHz+ scalable and energy-efficient RISC-V vector processor with multiprecision floating-point support in 22-nm FD-SOI. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(2), 530\u2013543 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2019.2950087","key":"31_CR22","DOI":"10.1109\/TVLSI.2019.2950087"},{"unstructured":"Waterman, A., Asanovic\u0300, K. (eds.): The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213. RISC-V FOUNDATION (2019)","key":"31_CR23"},{"unstructured":"GNU, International, R.V.: RISC-V GNU compiler toolchain (RVV-next branch). https:\/\/github.com\/riscv-collab\/riscv-gnu-toolchain\/tree\/rvv-next","key":"31_CR24"},{"unstructured":"Wang, H., et al.: RISC-V vector extension intrinsic API reference manual. https:\/\/occ-oss-prod.oss-cn-hangzhou.aliyuncs.com\/resource\/\/1663142187133\/Xuantie+900+Series+RVV-0.7.1+Intrinsic+Manual.pdf#section*.243","key":"31_CR25"},{"doi-asserted-by":"publisher","unstructured":"Lee, J.K.L., Jamieson, M., Brown, N.: Backporting RISC-V vector assembly. In: Bienz, A., Weiland, M., Baboulin, M., Kruse, C. (eds.) ISC High Performance 2023 International Workshops. LNCS, vol. 13999, pp. 433\u2013443. Springer, Cham (2023). https:\/\/doi.org\/10.1007\/978-3-031-40843-4_32","key":"31_CR26","DOI":"10.1007\/978-3-031-40843-4_32"},{"key":"31_CR27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3575861","volume":"20","author":"F Minervini","year":"2022","unstructured":"Minervini, F., et al.: Vitruvius+: an area-efficient RISC-V decoupled vector coprocessor for high performance computing applications. ACM Trans. Archit. Code Optim. 20, 1\u201325 (2022). https:\/\/doi.org\/10.1145\/3575861","journal-title":"ACM Trans. Archit. Code Optim."},{"issue":"6","key":"31_CR28","doi-asserted-by":"publisher","first-page":"5757","DOI":"10.1007\/s11227-020-03495-5","volume":"77","author":"T Odajima","year":"2020","unstructured":"Odajima, T., Kodama, Y., Sato, M.: Performance and power consumption analysis of arm scalable vector extension. J. Supercomput. 77(6), 5757\u20135778 (2020). https:\/\/doi.org\/10.1007\/s11227-020-03495-5","journal-title":"J. Supercomput."},{"doi-asserted-by":"publisher","unstructured":"Perotti, M., Cavalcante, M., Wistoff, N., Andri, R., Cavigelli, L., Benini, L.: A \u201cNew Ara\u201d for vector computing: an open source highly efficient RISC-V V 1.0 vector processor design. In: 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 43\u201351 (2022). https:\/\/doi.org\/10.1109\/ASAP54787.2022.00017. iSSN: 2160-052X","key":"31_CR29","DOI":"10.1109\/ASAP54787.2022.00017"},{"key":"31_CR30","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1007\/978-3-030-57675-2_7","volume-title":"Euro-Par 2020: Parallel Processing","author":"A Poenaru","year":"2020","unstructured":"Poenaru, A., McIntosh-Smith, S.: Evaluating the effectiveness of a vector-length-agnostic instruction set. In: Malawski, M., Rzadca, K. (eds.) Euro-Par 2020. LNCS, vol. 12247, pp. 98\u2013114. Springer, Cham (2020). https:\/\/doi.org\/10.1007\/978-3-030-57675-2_7"},{"doi-asserted-by":"publisher","unstructured":"Pohl, A., Greese, M., Cosenza, B., Juurlink, B.: A performance analysis of vector length agnostic code. In: 2019 International Conference on High Performance Computing & Simulation (HPCS), pp. 159\u2013164. IEEE, Dublin (2019). https:\/\/doi.org\/10.1109\/HPCS48598.2019.9188238. ISBN: 9781728144849","key":"31_CR31","DOI":"10.1109\/HPCS48598.2019.9188238"},{"issue":"4","key":"31_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3422667","volume":"17","author":"C Ram\u00edrez","year":"2020","unstructured":"Ram\u00edrez, C., Hern\u00e1ndez, C.A., Palomar, O., Unsal, O., Ram\u00edrez, M.A., Cristal, A.: A RISC-V simulator and benchmark suite for designing and evaluating vector architectures. ACM Trans. Archit. Code Optim. 17(4), 1\u201330 (2020). https:\/\/doi.org\/10.1145\/3422667","journal-title":"ACM Trans. Archit. Code Optim."},{"unstructured":"Schmidt, C., Ou, A., Asanovi\u0107, K.: Hwacha V4: decoupled data parallel custom extension. https:\/\/riscv.org\/wp-content\/uploads\/2018\/12\/Hwacha-A-Data-Parallel-RISC-V-Extension-and-Implementation-Schmidt-Ou-.pdf","key":"31_CR33"},{"doi-asserted-by":"publisher","unstructured":"Schmidt, C., et al.: An eight-core 1.44-GHz RISC-V vector processor in 16-nm FinFET. IEEE J. Solid-State Circ. 57(1), 140\u2013152 (2022). https:\/\/doi.org\/10.1109\/JSSC.2021.3118046","key":"31_CR34","DOI":"10.1109\/JSSC.2021.3118046"},{"issue":"4","key":"31_CR35","doi-asserted-by":"publisher","first-page":"3315","DOI":"10.1007\/s11227-020-03397-6","volume":"77","author":"V Soria-Pardos","year":"2020","unstructured":"Soria-Pardos, V., Armejach, A., Su\u00e1rez, D., Moret\u00f3, M.: On the use of many-core Marvell ThunderX2 processor for HPC workloads. J. Supercomput. 77(4), 3315\u20133338 (2020). https:\/\/doi.org\/10.1007\/s11227-020-03397-6","journal-title":"J. Supercomput."},{"unstructured":"Xianyi, Z.: OpenBLAS (2023). https:\/\/github.com\/xianyi\/OpenBLAS","key":"31_CR36"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-40843-4_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:06:57Z","timestamp":1692878817000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-40843-4_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031408427","9783031408434"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-40843-4_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"25 August 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 May 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 May 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.isc-hpc.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"49","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}