{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:35:45Z","timestamp":1768030545630,"version":"3.49.0"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031408427","type":"print"},{"value":"9783031408434","type":"electronic"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-40843-4_35","type":"book-chapter","created":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:02:32Z","timestamp":1692878552000},"page":"472-485","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Optimizations for\u00a0Very Long and\u00a0Sparse Vector Operations on\u00a0a\u00a0RISC-V VPU: A Work-in-Progress"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6950-0834","authenticated-orcid":false,"given":"Gopinath","family":"Mahale","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9661-4578","authenticated-orcid":false,"given":"Tejas","family":"Limbasiya","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4856-3529","authenticated-orcid":false,"given":"Muhammad Asad","family":"Aleem","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6113-3929","authenticated-orcid":false,"given":"Luis","family":"Plana","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1854-9371","authenticated-orcid":false,"given":"Aleksandar","family":"Duricic","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3438-3877","authenticated-orcid":false,"given":"Alireza","family":"Monemi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5930-8971","authenticated-orcid":false,"given":"Xabier","family":"Abancens","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7535-4821","authenticated-orcid":false,"given":"Teresa","family":"Cervero","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0266-0857","authenticated-orcid":false,"given":"John D.","family":"Davis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,8,25]]},"reference":[{"key":"35_CR1","unstructured":"open vector interface spec. https:\/\/github.com\/semidynamics\/OpenVectorInterface\/blob\/master\/open_vector_interface_spec.pdf. Accessed 19 June 2023"},{"key":"35_CR2","unstructured":"Risc-v \u201cv\u201d vector extension. https:\/\/github.com\/riscv\/riscv-v-spec\/blob\/0.7.1\/v-spec.adoc. Accessed 19 June 2023"},{"key":"35_CR3","unstructured":"Risc-v vectorized benchmark suite. https:\/\/github.com\/RALC88\/riscv-vectorized-benchmark-suite. Accessed 19 June 2023"},{"key":"35_CR4","unstructured":"Asanovic, K., Wawrzynek, J.: Vector microprocessors. Ph.D. thesis (1998). aAI9901978"},{"key":"35_CR5","doi-asserted-by":"crossref","unstructured":"Balkind, J., et al.: OpenPiton: an open source manycore research framework. In: Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems (2016)","DOI":"10.1145\/2872362.2872414"},{"key":"35_CR6","unstructured":"Ceze, L., Tuck, J., Torrellas, J.: Are we ready for high memory-level parallelism (2006)"},{"key":"35_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1007\/978-3-540-39707-6_2","volume-title":"High Performance Computing","author":"A Cristal","year":"2003","unstructured":"Cristal, A., Ortega, D., Llosa, J., Valero, M.: Kilo-instruction processors. In: Veidenbaum, A., Joe, K., Amano, H., Aiso, H. (eds.) ISHPC 2003. LNCS, vol. 2858, pp. 10\u201325. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/978-3-540-39707-6_2"},{"key":"35_CR8","doi-asserted-by":"publisher","unstructured":"Fell, A., et al.: The Marenostrum experimental exascale platform (MEEP). Supercomput. Front. Innov. 8(1), 62\u201381 (2021). https:\/\/doi.org\/10.14529\/jsfi210105. https:\/\/superfri.org\/index.php\/superfri\/article\/view\/369","DOI":"10.14529\/jsfi210105"},{"key":"35_CR9","unstructured":"Gale, T.: The future of sparsity in deep neural networks (2020). https:\/\/www.sigarch.org\/the-future-of-sparsity-in-deep-neural-networks\/"},{"key":"35_CR10","unstructured":"Kurth, A., et al.: An open-source platform for high-performance non-coherent on-chip communication. CoRR abs\/2009.05334 (2020). https:\/\/arxiv.org\/abs\/2009.05334"},{"key":"35_CR11","doi-asserted-by":"publisher","first-page":"1110","DOI":"10.1007\/978-0-387-09766-4_234","volume-title":"Encyclopedia of Parallel Computing","author":"SA McKee","year":"2011","unstructured":"McKee, S.A., Wisniewski, R.W.: Memory wall. In: Padua, D. (ed.) Encyclopedia of Parallel Computing, pp. 1110\u20131116. Springer, Boston (2011). https:\/\/doi.org\/10.1007\/978-0-387-09766-4_234"},{"key":"35_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3575861","volume":"20","author":"F Minervini","year":"2022","unstructured":"Minervini, F., et al.: Vitruvius+: an area-efficient RISC-V decoupled vector coprocessor for high performance computing applications. ACM Trans. Archit. Code Optim. 20, 1\u201325 (2022). https:\/\/doi.org\/10.1145\/3575861","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"35_CR13","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.micpro.2017.08.007","volume":"54","author":"A Monemi","year":"2017","unstructured":"Monemi, A., Tang, J., Palesi, M., Marsono, M.N.: ProNoC: a low latency network-on-chip based many-core system-on-chip prototyping platform. Microprocess. Microsyst. 54, 60\u201374 (2017). https:\/\/doi.org\/10.1016\/j.micpro.2017.08.007","journal-title":"Microprocess. Microsyst."}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-40843-4_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:07:21Z","timestamp":1692878841000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-40843-4_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031408427","9783031408434"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-40843-4_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"25 August 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 May 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 May 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.isc-hpc.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"49","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}