{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:30:26Z","timestamp":1759332626633,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031408427"},{"type":"electronic","value":"9783031408434"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-40843-4_37","type":"book-chapter","created":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:02:32Z","timestamp":1692878552000},"page":"500-514","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Prototyping Reconfigurable RRAM-Based AI Accelerators Using the\u00a0RISC-V Ecosystem and\u00a0Digital Twins"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2754-7287","authenticated-orcid":false,"given":"Markus","family":"Fritscher","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1159-4463","authenticated-orcid":false,"given":"Alessandro","family":"Veronesi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5205-0398","authenticated-orcid":false,"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[]},{"given":"Jianan","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Thorsten","family":"Sp\u00e4tling","sequence":"additional","affiliation":[]},{"given":"Mamathamba Kalishettyhalli","family":"Mahadevaiah","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4295-4031","authenticated-orcid":false,"given":"Norbert","family":"Herfurth","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7545-9420","authenticated-orcid":false,"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9230-640X","authenticated-orcid":false,"given":"Markus","family":"Ulbricht","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9113-9531","authenticated-orcid":false,"given":"Amelie","family":"Hagelauer","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-0203","authenticated-orcid":false,"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,8,25]]},"reference":[{"key":"37_CR1","unstructured":"Asanovic, K., et al.: The rocket chip generator. EECS Department, University of California, Berkeley, Technical report UCB\/EECS-2016-17 4 (2016)"},{"key":"37_CR2","unstructured":"Asanovi\u0107, K., Patterson, D.A.: Instruction sets should be free: the case for RISC-V. EECS Department, University of California, Berkeley, Technical report UCB\/EECS-2014-146 (2014)"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Damian, M., Oppermann, J., Spang, C., Koch, A.: SCAIE-V: an open-source scalable interface for ISA extensions for RISC-V processors. In: Proceedings of the 59th ACM\/IEEE Design Automation Conference, pp. 169\u2013174 (2022)","DOI":"10.1145\/3489517.3530432"},{"key":"37_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1007\/978-3-031-04580-6_27","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"M Fritscher","year":"2022","unstructured":"Fritscher, M., et al.: Mitigating the effects of RRAM process variation on the accuracy of artificial neural networks. In: Orailoglu, A., Jung, M., Reichenbach, M. (eds.) SAMOS 2021. LNCS, vol. 13227, pp. 401\u2013417. Springer, Cham (2022). https:\/\/doi.org\/10.1007\/978-3-031-04580-6_27"},{"issue":"5","key":"37_CR5","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1145\/3386377","volume":"63","author":"S Greengard","year":"2020","unstructured":"Greengard, S.: Will RISC-V revolutionize computing? Commun. ACM 63(5), 30\u201332 (2020)","journal-title":"Commun. ACM"},{"issue":"10","key":"37_CR6","doi-asserted-by":"publisher","first-page":"1864","DOI":"10.1109\/TNNLS.2013.2296777","volume":"25","author":"M Hu","year":"2014","unstructured":"Hu, M., Li, H., Chen, Y., Wu, Q., Rose, G.S., Linderman, R.W.: Memristor crossbar-based neuromorphic computing system: a case study. IEEE Trans. Neural Netw. Learn. Syst. 25(10), 1864\u20131878 (2014)","journal-title":"IEEE Trans. Neural Netw. Learn. Syst."},{"key":"37_CR7","unstructured":"Kermarrec, F., Bourdeauducq, S., Badier, H., Le Lann, J.C.: LiteX: an open-source SoC builder and library based on Migen Python DSL. In: OSDA 2019, Colocated with DATE 2019 Design Automation and Test in Europe (2019)"},{"issue":"8","key":"37_CR8","doi-asserted-by":"publisher","first-page":"3832","DOI":"10.1109\/TED.2021.3089995","volume":"68","author":"V Milo","year":"2021","unstructured":"Milo, V., et al.: Accurate program\/verify schemes of resistive switching memory (RRAM) for in-memory neural network circuits. IEEE Trans. Electron Devices 68(8), 3832\u20133837 (2021)","journal-title":"IEEE Trans. Electron Devices"},{"key":"37_CR9","doi-asserted-by":"publisher","first-page":"740","DOI":"10.1109\/JEDS.2019.2931769","volume":"7","author":"E Perez","year":"2019","unstructured":"Perez, E., Zambelli, C., Mahadevaiah, M.K., Olivo, P., Wenger, C.: Toward reliable multi-level operation in RRAM arrays: improving post-algorithm stability and assessing endurance\/data retention. IEEE J. Electron Devices Soc. 7, 740\u2013747 (2019)","journal-title":"IEEE J. Electron Devices Soc."},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Peters, C., Adler, F., Hofmann, K., Otterstedt, J.: Reliability of 28nm embedded RRAM for consumer and industrial products. In: 2022 IEEE International Memory Workshop (IMW), pp. 1\u20133. IEEE (2022)","DOI":"10.1109\/IMW52921.2022.9779300"},{"issue":"3","key":"37_CR11","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1145\/3007787.3001139","volume":"44","author":"A Shafiee","year":"2016","unstructured":"Shafiee, A., et al.: ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Comput. Archit. News 44(3), 14\u201326 (2016)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"11","key":"37_CR12","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MC.2015.338","volume":"48","author":"E Strohmaier","year":"2015","unstructured":"Strohmaier, E., Meuer, H.W., Dongarra, J., Simon, H.D.: The TOP500 list and progress in high-performance computing. Computer 48(11), 42\u201349 (2015)","journal-title":"Computer"},{"key":"37_CR13","doi-asserted-by":"crossref","unstructured":"Truong, M.S., et al.: RACER: bit-pipelined processing using resistive memory. In: MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 100\u2013116 (2021)","DOI":"10.1145\/3466752.3480071"},{"key":"37_CR14","unstructured":"Various: Spike RISC-V isa simulator. https:\/\/github.com\/riscv-software-src\/riscv-isa-sim (2023)"},{"key":"37_CR15","unstructured":"Various: VexRiscv RISC-V implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv (2023)"},{"key":"37_CR16","unstructured":"Wang, Y.E., Wei, G.Y., Brooks, D.: Benchmarking TPU, GPU, and CPU platforms for deep learning. arXiv preprint arXiv:1907.10701 (2019)"},{"issue":"1","key":"37_CR17","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/s11390-016-1608-8","volume":"31","author":"L Xia","year":"2016","unstructured":"Xia, L., Gu, P., Li, B., Tang, T., Yin, X., Huangfu, W., Yu, S., Cao, Y., Wang, Y., Yang, H.: Technological exploration of RRAM crossbar array for matrix-vector multiplication. J. Comput. Sci. Technol. 31(1), 3\u201319 (2016)","journal-title":"J. Comput. Sci. Technol."},{"issue":"4","key":"37_CR18","doi-asserted-by":"publisher","first-page":"1183","DOI":"10.1109\/TED.2012.2184544","volume":"59","author":"S Yu","year":"2012","unstructured":"Yu, S., Guan, X., Wong, H.S.P.: On the switching parameter variation of metal oxide RRAM-part II: model corroboration and device design strategy. IEEE Trans. Electron Devices 59(4), 1183\u20131188 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"37_CR19","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/LCA.2020.2992644","volume":"19","author":"L Zhu","year":"2020","unstructured":"Zhu, L., et al.: Heterogeneous 3D integration for a RISC-V system with STT-MRAM. IEEE Comput. Archit. Lett. 19(1), 51\u201354 (2020)","journal-title":"IEEE Comput. Archit. Lett."},{"key":"37_CR20","doi-asserted-by":"crossref","unstructured":"Zou, X., Xu, S., Chen, X., Yan, L., Han, Y.: Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology. Sci. China Inf. Sci. 64(6), 160404 (2021)","DOI":"10.1007\/s11432-020-3227-1"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-40843-4_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:07:37Z","timestamp":1692878857000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-40843-4_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031408427","9783031408434"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-40843-4_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"25 August 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 May 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 May 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.isc-hpc.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"49","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}