{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T08:23:40Z","timestamp":1768033420809,"version":"3.49.0"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031408427","type":"print"},{"value":"9783031408434","type":"electronic"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-40843-4_40","type":"book-chapter","created":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:02:32Z","timestamp":1692878552000},"page":"538-551","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Evaluation of\u00a0HPC Workloads Running on\u00a0Open-Source RISC-V Hardware"],"prefix":"10.1007","author":[{"given":"Luc","family":"Berger-Vergiat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suma G.","family":"Cardwell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Feinberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon D.","family":"Hammond","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Clayton","family":"Hughes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Levenhagen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Pedretti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,8,25]]},"reference":[{"key":"40_CR1","unstructured":"Amid, A., Asanovic, K., Baum, A., Bradbury, A., Brewer, T., et al.: RISC-V \u2018V\u2019 Vector Extension (2021). https:\/\/github.com\/riscv\/riscv-v-spec\/releases\/download\/v1.0\/riscv-v-spec-1.0.pdf"},{"issue":"4","key":"40_CR2","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2020.2996616","volume":"40","author":"A Amid","year":"2020","unstructured":"Amid, A., et al.: Chipyard: integrated design, simulation, and implementation framework for custom SoCs. IEEE Micro 40(4), 10\u201321 (2020). https:\/\/doi.org\/10.1109\/MM.2020.2996616","journal-title":"IEEE Micro"},{"key":"40_CR3","unstructured":"Arekapudi, S., Xie, D.: Ocelot: open source vector unit. In: RISC-V Summit 2022, San Jose, California (2022)"},{"key":"40_CR4","unstructured":"Asanovi\u0107, K., et al.: The rocket chip generator. Technical report UCB\/EECS-2016-17, EECS Department, University of California, Berkeley (2016). http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html"},{"key":"40_CR5","doi-asserted-by":"publisher","unstructured":"Bachrach, J., et al.: Chisel: constructing hardware in a scala embedded language. In: Proceedings of the 49th Annual Design Automation Conference, DAC 2012, pp. 1216\u20131225. Association for Computing Machinery, New York (2012). https:\/\/doi.org\/10.1145\/2228360.2228584","DOI":"10.1145\/2228360.2228584"},{"issue":"2","key":"40_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011). https:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput. Archit. News"},{"key":"40_CR7","doi-asserted-by":"crossref","unstructured":"Dongarra, J., Heroux, M.: Toward a new metric for ranking high performance computing systems. Technical report SAND2013-4744, Sandia National Laboratories, NM, USA (2013)","DOI":"10.2172\/1089988"},{"key":"40_CR8","unstructured":"Dongarra, J., Luszczek, P., Heroux, M.: HPCG technical specification. Technical report SAND2013-8752, Sandia National Laboratories, NM, USA (2013)"},{"key":"40_CR9","doi-asserted-by":"publisher","unstructured":"D\u00f6rflinger, A., et al.: A comparative survey of open-source application-class RISC-V processor implementations. In: Proceedings of the 18th ACM International Conference on Computing Frontiers, CF 2021, pp. 12\u201320. Association for Computing Machinery, New York (2021). https:\/\/doi.org\/10.1145\/3457388.3458657","DOI":"10.1145\/3457388.3458657"},{"key":"40_CR10","doi-asserted-by":"crossref","unstructured":"Frenkel, C., Indiveri, G.: ReckOn: a 28nm sub-mm2 task-agnostic spiking recurrent neural network processor enabling on-chip learning over second-long timescales. In: 2022 IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, pp. 1\u20133. IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731734"},{"key":"40_CR11","doi-asserted-by":"crossref","unstructured":"Frenkel, C., Lefebvre, M., Legat, J.D., Bol, D.: A 0.086-mm$$^2$$ 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS. IEEE Trans. Biomed. Circ. Syst. 13(1), 145\u2013158 (2018)","DOI":"10.1109\/TBCAS.2018.2880425"},{"key":"40_CR12","doi-asserted-by":"publisher","unstructured":"Gamblin, T., et al.: The Spack package manager: bringing order to HPC software chaos. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2015 (2015). https:\/\/doi.org\/10.1145\/2807591.2807623","DOI":"10.1145\/2807591.2807623"},{"key":"40_CR13","doi-asserted-by":"crossref","unstructured":"Hsieh, M., Pedretti, K., Meng, J., Coskun, A., Levenhagen, M., Rodrigues, A.: SST + gem5 = a scalable simulation infrastructure for high performance computing. In: Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques, pp. 196\u2013201 (2012)","DOI":"10.4108\/icst.simutools.2012.247745"},{"key":"40_CR14","doi-asserted-by":"publisher","unstructured":"Karandikar, S., et al.: FireSim: FPGA-accelerated cycle-exact scale-out system simulation in the public cloud. In: Proceedings of the 45th Annual International Symposium on Computer Architecture, ISCA 2018, Piscataway, NJ, USA, pp. 29\u201342. IEEE Press (2018). https:\/\/doi.org\/10.1109\/ISCA.2018.00014","DOI":"10.1109\/ISCA.2018.00014"},{"key":"40_CR15","doi-asserted-by":"publisher","unstructured":"Kretz, M.: Extending C++ for explicit data-parallel programming via SIMD vector types. Doctoral thesis, Universit\u00e4tsbibliothek Johann Christian Senckenberg (2015). https:\/\/doi.org\/10.13140\/RG.2.1.2355.4323","DOI":"10.13140\/RG.2.1.2355.4323"},{"key":"40_CR16","doi-asserted-by":"publisher","unstructured":"Lowe-Power, J., et al.: The gem5 simulator: version 20.0+ (2020). https:\/\/doi.org\/10.48550\/arXiv.2007.03152","DOI":"10.48550\/arXiv.2007.03152"},{"key":"40_CR17","unstructured":"McCalpin, J.D.: Memory bandwidth and machine balance in current high performance computers. IEEE Comput. Soc. Tech. Comm. Comput. Archit. (TCCA) Newsl. 2, 19\u201325 (1995). https:\/\/www.cs.virginia.edu\/mccalpin\/papers\/balance\/"},{"key":"40_CR18","doi-asserted-by":"crossref","unstructured":"Pedretti, K., et al.: Chronicles of Astra: challenges and lessons from the first petascale arm supercomputer. In: SC 2020: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201314. IEEE (2020)","DOI":"10.2172\/1835516"},{"issue":"4","key":"40_CR19","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1145\/1964218.1964225","volume":"38","author":"AF Rodrigues","year":"2011","unstructured":"Rodrigues, A.F., et al.: The structural simulation toolkit. SIGMETRICS Perform. Eval. Rev. 38(4), 37\u201342 (2011). https:\/\/doi.org\/10.1145\/1964218.1964225","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"40_CR20","doi-asserted-by":"crossref","unstructured":"Rutishauser, G., Hunziker, R., Di Mauro, A., Bian, S., Benini, L., Magno, M.: ColibriES: a milliwatts RISC-V based embedded system leveraging neuromorphic and neural networks hardware accelerators for low-latency closed-loop control applications. arXiv preprint arXiv:2302.07957 (2023)","DOI":"10.1109\/ISCAS46773.2023.10181726"},{"key":"40_CR21","doi-asserted-by":"crossref","unstructured":"Saad, Y.: Iterative Methods for Sparse Linear Systems. SIAM (2003)","DOI":"10.1137\/1.9780898718003"},{"issue":"2","key":"40_CR22","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2021.3136882","volume":"42","author":"M Sato","year":"2022","unstructured":"Sato, M., Kodama, Y., Tsuji, M., Odajima, T.: Co-design and system for the supercomputer \u201cFugaku\". IEEE Micro 42(2), 26\u201334 (2022). https:\/\/doi.org\/10.1109\/MM.2021.3136882","journal-title":"IEEE Micro"},{"issue":"2","key":"40_CR23","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2017.35","volume":"37","author":"N Stephens","year":"2017","unstructured":"Stephens, N., et al.: The ARM scalable vector extension. IEEE Micro 37(2), 26\u201339 (2017). https:\/\/doi.org\/10.1109\/MM.2017.35","journal-title":"IEEE Micro"},{"key":"40_CR24","unstructured":"Ta, T., Cheng, L., Batten, C.: Simulating multi-core RISC-V systems in gem5. In: Workshop on Computer Architecture Research with RISC-V (2018)"},{"key":"40_CR25","unstructured":"Wang, J., et al.: RISC-V toolchain and agile development based open-source neuromorphic processor. arXiv preprint arXiv:2210.00562 (2022)"},{"key":"40_CR26","doi-asserted-by":"crossref","unstructured":"Yousefzadeh, A., et al.: SENeCA: scalable energy-efficient neuromorphic computer architecture. In: 2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS), pp. 371\u2013374. IEEE (2022)","DOI":"10.1109\/AICAS54282.2022.9870025"},{"key":"40_CR27","doi-asserted-by":"publisher","unstructured":"Zaruba, F., Benini, L.: The cost of application-class processing: energy and performance analysis of a Linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(11), 2629\u20132640 (2019). https:\/\/doi.org\/10.1109\/TVLSI.2019.2926114","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"40_CR28","doi-asserted-by":"crossref","unstructured":"Zelensky, A., Alepko, A., Dubovskov, V., Kuptsov, V.: Heterogeneous neuromorphic processor based on RISC-V architecture for real-time robotics tasks. In: Artificial Intelligence and Machine Learning in Defense Applications II, vol. 11543, pp. 94\u2013101. SPIE (2020)","DOI":"10.1117\/12.2574470"},{"key":"40_CR29","doi-asserted-by":"publisher","unstructured":"Zhang, S., Wright, A., Bourgeat, T., Arvind, A.: Composable building blocks to open up processor design. In: 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 68\u201381 (2018). https:\/\/doi.org\/10.1109\/MICRO.2018.00015","DOI":"10.1109\/MICRO.2018.00015"},{"key":"40_CR30","unstructured":"Zhao, J., Korpan, B., Gonzalez, A., Asanovic, K.: SonicBOOM: the 3rd generation Berkeley out-of-order machine. In: Fourth Workshop on Computer Architecture Research with RISC-V (2020). https:\/\/carrv.github.io\/2020\/papers\/CARRV2020_paper_15_Zhao.pdf"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-40843-4_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:08:21Z","timestamp":1692878901000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-40843-4_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031408427","9783031408434"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-40843-4_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"25 August 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 May 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 May 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.isc-hpc.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"49","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}