{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:50:40Z","timestamp":1747893040494,"version":"3.40.3"},"publisher-location":"Cham","reference-count":40,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031427848"},{"type":"electronic","value":"9783031427855"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-42785-5_8","type":"book-chapter","created":{"date-parts":[[2023,8,25]],"date-time":"2023-08-25T12:03:37Z","timestamp":1692965017000},"page":"105-119","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["COMPESCE: A Co-design Approach for\u00a0Memory Subsystem Performance Analysis in\u00a0HPC Many-Cores"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1319-6404","authenticated-orcid":false,"given":"Antoni","family":"Portero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0382-7743","authenticated-orcid":false,"given":"Carlos","family":"Falquez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6973-4120","authenticated-orcid":false,"given":"Nam","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0224-5808","authenticated-orcid":false,"given":"Polydoros","family":"Petrakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0035-244X","authenticated-orcid":false,"given":"Stepan","family":"Nassyr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4768-3289","authenticated-orcid":false,"given":"Manolis","family":"Marazakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4466-8948","authenticated-orcid":false,"given":"Romain","family":"Dolbeau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1148-7697","authenticated-orcid":false,"given":"Jorge Alejandro Nocua","family":"Cifuentes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0380-0953","authenticated-orcid":false,"given":"Luis Bertran","family":"Alvarez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7296-7817","authenticated-orcid":false,"given":"Dirk","family":"Pleiter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0748-7264","authenticated-orcid":false,"given":"Estela","family":"Suarez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,8,26]]},"reference":[{"issue":"2","key":"8_CR1","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2021.3136882","volume":"42","author":"M Sato","year":"2022","unstructured":"Sato, M., et al.: Co-design and system for the supercomputer \u201cfugaku\u2019\u2019. IEEE Micro. 42(2), 26\u201334 (2022)","journal-title":"IEEE Micro."},{"issue":"1","key":"8_CR2","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1145\/3433954","volume":"64","author":"D Monroe","year":"2021","unstructured":"Monroe, D.: Fugaku takes the lead. Commun. ACM 64(1), 16\u201318 (2021)","journal-title":"Commun. ACM"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Yamamura, S., et al.: A64FX: 52-core processor designed for the 442petaflops supercomputer fugaku. In: ISSCC, San Francisco, CA, USA, 20\u201326 February 2022, pp. 352\u2013354. IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731627"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Sato, M.: The supercomputer \u201cfugaku\u201d and ARM-SVE enabled A64FX processor for energy-efficiency and sustained application performance. In: ISPDC 2020, pp. 1\u20135 (2020)","DOI":"10.1109\/ISPDC51135.2020.00009"},{"key":"8_CR5","unstructured":"Stephens, N., et al.: The ARM scalable vector extension. CoRR, abs\/1803.06185 (2018)"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Lee, J., et al.: Extending OpenMP SIMD support for target specific code and application to ARM SVE. In: Scaling OpenMP for Exascale Performance and Portability - 13th IWOMP (2017)","DOI":"10.1007\/978-3-319-65578-9_5"},{"key":"8_CR7","unstructured":"Reed, D., et al.: Reinventing high performance computing: Challenges and opportunities (2022)"},{"key":"8_CR8","unstructured":"Petitet, A., et al.: HPL - a portable implementation of the high-performance LINPACK benchmark for distributed-memory computers, December 2018"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Wu, D., Li, J., Yin, R., Hsiao, H., Kim, Y., Miguel, J.S.: UGEMM: unary computing architecture for GEMM applications. In: ISCA, pp. 377\u2013390 (2020)","DOI":"10.1109\/ISCA45697.2020.00040"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Zaourar, L., et al.: Multilevel simulation-based co-design of next generation HPC microprocessors (PMBS), St. Louis, MO, USA, pp. 18\u201329 (2021)","DOI":"10.1109\/PMBS54543.2021.00008"},{"key":"8_CR11","unstructured":"Lavin, P., Riedy, E.J., Vuduc, R., Young, J.S.: Spatter: a benchmark suite for evaluating sparse access patterns. CoRR, abs\/1811.03743 (2018)"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Sato, M., et al.: Co-design for A64FX manycore processor and \u201cFugaku\u201d. In: SC20: International Conference For High Performance Computing, Networking, Storage and Analysis, pp. 1\u201315 (2020)","DOI":"10.1109\/SC41405.2020.00051"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Math\u00e1, R., Kimovski, D., Zabrovskiy, A., Timmerer, C., Prodan, R.: Where to encode: a performance analysis of $$\\times $$86 and ARM-based Amazon EC2 instances. In: eScience, pp. 118\u2013127 (2021)","DOI":"10.1109\/eScience51609.2021.00022"},{"key":"8_CR14","unstructured":"ARM: ARM\u00ae Neoverse\u2122 V1- Amazon\u2019s graviton3 server chip. https:\/\/www.nextplatform.com\/2022\/05\/24\/the-value-proposition-for-amazons-graviton3-server-chip\/"},{"key":"8_CR15","unstructured":"ECP: Milestone M1 Report: HBM2\/3 Evaluation on Many-core CPU WBS 2.4, Milestone ECP-MT-1000. Exascale Computing Project, June 2018"},{"key":"8_CR16","doi-asserted-by":"publisher","unstructured":"Biswas, A.: Sapphire Rapids. In: 2021 IEEE Hot Chips 33 Symposium (HCS), Palo Alto, CA, USA, pp. 1\u201322 (2021). https:\/\/doi.org\/10.1109\/HCS52781.2021.9566865","DOI":"10.1109\/HCS52781.2021.9566865"},{"key":"8_CR17","unstructured":"ARM: Learn the architecture - Introducing AMBA CHI, Non-Confidential. Issue 01, 102407_0100_01_e"},{"key":"8_CR18","unstructured":"High bandwidth memory (HBM) dram. JEDEC (2020)"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Brank, B., Nassyr, S., Pouyan, F., Pleiter, D.: Porting applications to ARM-based processors. In: 2020 IEEE International Conference on Cluster Computing (CLUSTER), pp. 559\u2013566 (2020)","DOI":"10.1109\/CLUSTER49012.2020.00079"},{"key":"8_CR20","first-page":"19","volume":"2","author":"J McCalpin","year":"1995","unstructured":"McCalpin, J.: Memory bandwidth and machine balance in current high performance computers. (TCCA) Newsletter 2, 19\u201325 (1995)","journal-title":"(TCCA) Newsletter"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"McKee, S.A.: Reflections on the memory wall. In: Proceedings of the First Conference on Computing Frontiers, 2004, Ischia, Italy, 14\u201316 April 2004","DOI":"10.1145\/977091.977115"},{"key":"8_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3461662","volume":"18","author":"Y Qureshi","year":"2021","unstructured":"Qureshi, Y., et al.: Gem5-X: a many-core heterogeneous simulation platform for architectural exploration and optimization. ACM Trans. Archit. Code Optim. 18, 1\u201327 (2021)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"8_CR23","unstructured":"Okazaki, R., et al.: Supercomputer Fugaku CPU A64FX Realizing High Performance, High-Density Packaging, and Low Power Consumption. Fujitsu Technical ReviewNo.32020 (2020)"},{"key":"8_CR24","unstructured":"Hondou, M.: A64fx microarchitecture manual v1.8 released (2019). https:\/\/github.com\/fujitsu\/A64FX"},{"key":"8_CR25","unstructured":"Nakamura, Y., et al.: Fugaku codesign report. Technical report, FLAGSHIP 2020 Project, RIKEN Center for Computational Science (R-CCS), RIKEN (2022)"},{"key":"8_CR26","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/C-M.1978.218016","volume":"11","author":"AJ Smith","year":"1978","unstructured":"Smith, A.J.: Sequential program prefetching in memory hierarchies. Computer 11, 7\u201321 (1978)","journal-title":"Computer"},{"key":"8_CR27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-04942-7","volume-title":"Scalable and Near-Optimal Design Space Exploration for Embedded Systems","author":"A Kritikakou","year":"2014","unstructured":"Kritikakou, A., Catthoor, F., Goutis, C.: Scalable and Near-Optimal Design Space Exploration for Embedded Systems. Springer, Cham (2014). https:\/\/doi.org\/10.1007\/978-3-319-04942-7"},{"key":"8_CR28","unstructured":"ARM: AMBA\u00ae 5 CHI architecture specification. https:\/\/developer.arm.com\/documentation\/ihi0050\/ea\/ (2020)"},{"key":"8_CR29","unstructured":"JEDEC: High bandwidth memory (HBM) dram. Standards JESD235D, Joint Electron Device Engineering Council, March 2021"},{"key":"8_CR30","unstructured":"ARM: Developer, ARM\u00ae neoverse\u2122 v1 core, rev:r1p1. Technical reference manual. Technical report, ARM- Advanced RISC Machines (2021)"},{"key":"8_CR31","unstructured":"\u2018\/\u2019 Inside amazon\u2019s graviton3 ARM server processor. https:\/\/www.nextplatform.com\/2022\/01\/04\/inside-amazons-graviton3-arm-server-processor. Accessed 17 Oct 2022"},{"key":"8_CR32","unstructured":"ARM: ARM\u00ae Neoverse\u2122 N1 core - technical reference manual. https:\/\/developer.arm.com\/documentation\/100616\/0401\/?lang=en (2020)"},{"key":"8_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News. 39, 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News."},{"key":"8_CR34","doi-asserted-by":"crossref","unstructured":"Ventroux, N., et al.: SESAM: An MPSoC simulation environment for dynamic application processing. In: 2010 10th IEEE CIT, pp. 1880\u20131886 (2010)","DOI":"10.1109\/CIT.2010.322"},{"key":"8_CR35","first-page":"54","volume":"2019","author":"C G\u00f3mez","year":"2019","unstructured":"G\u00f3mez, C., et al.: Design space exploration of next-generation HPC machines. IPDPS 2019, 54\u201365 (2019)","journal-title":"IPDPS"},{"key":"8_CR36","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/1054907.1054914","volume":"31","author":"N Hardavellas","year":"2004","unstructured":"Hardavellas, N., et al.: SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Perform. Eval. Rev. 31, 31\u201334 (2004)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"8_CR37","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson, P.S., et al.: Simics: a full system simulation platform. Computer 35, 50\u201358 (2002)","journal-title":"Computer"},{"key":"8_CR38","doi-asserted-by":"crossref","unstructured":"Carlson, et al. Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In: SC 2011, pp. 1\u201312 (2011)","DOI":"10.1145\/2063384.2063454"},{"key":"8_CR39","unstructured":"Microarchitecture description ARM v1. ARM report (2022)"},{"key":"8_CR40","unstructured":"ARM: ARM\u00ae Neoverse\u2122 CMN-700 Coherent Mesh Network, Technical Reference Manual, 102308_0300_05_en (2022)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-42785-5_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,25]],"date-time":"2023-08-25T12:05:01Z","timestamp":1692965101000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-42785-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031427848","9783031427855"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-42785-5_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"26 August 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Athens","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 June 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 June 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"36","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"29","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"21","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"72% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}