{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:46:09Z","timestamp":1742913969570,"version":"3.40.3"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031429200"},{"type":"electronic","value":"9783031429217"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-42921-7_1","type":"book-chapter","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T05:02:14Z","timestamp":1694754134000},"page":"3-18","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["High-Level Synthesis of\u00a0Memory Systems for\u00a0Decoupled Data Orchestration"],"prefix":"10.1007","author":[{"given":"Masayuki","family":"Usui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,9,16]]},"reference":[{"key":"1_CR1","unstructured":"PYNQ: Python productivity for Zynq. http:\/\/www.pynq.io\/"},{"key":"1_CR2","unstructured":"Ultra96-V2. https:\/\/www.avnet.com\/wps\/portal\/us\/products\/avnet-boards\/avnet-board-families\/ultra96-v2\/"},{"key":"1_CR3","unstructured":"Veriloggen: A Mixed-Paradigm Hardware Construction Framework. https:\/\/github.com\/PyHDI\/veriloggen"},{"key":"1_CR4","unstructured":"Vitis High-Level Synthesis User Guide. https:\/\/docs.xilinx.com\/r\/en-US\/ug1399-vitis-hls"},{"key":"1_CR5","unstructured":"Vivado. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html"},{"key":"1_CR6","doi-asserted-by":"publisher","unstructured":"Adler, M., Fleming, K.E., Parashar, A., Pellauer, M., Emer, J.: Leap scratchpads: automatic memory and cache management for reconfigurable logic. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2011, pp. 25\u201328. Association for Computing Machinery, New York (2011). https:\/\/doi.org\/10.1145\/1950413.1950421","DOI":"10.1145\/1950413.1950421"},{"key":"1_CR7","doi-asserted-by":"publisher","unstructured":"Canis, A., et al.: LegUp: high-level synthesis for FPGA-based processor\/accelerator systems. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2011, pp. 33\u201336. Association for Computing Machinery, New York (2011). https:\/\/doi.org\/10.1145\/1950413.1950423","DOI":"10.1145\/1950413.1950423"},{"issue":"1","key":"1_CR8","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"YH Chen","year":"2017","unstructured":"Chen, Y.H., Krishna, T., Emer, J.S., Sze, V.: Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J. Solid-State Circuits 52(1), 127\u2013138 (2017). https:\/\/doi.org\/10.1109\/JSSC.2016.2616357","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1_CR9","doi-asserted-by":"publisher","unstructured":"Chung, E.S., Hoe, J.C., Mai, K.: CoRAM: an in-fabric memory architecture for FPGA-based computing. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2011, pp. 97\u2013106. Association for Computing Machinery, New York (2011). https:\/\/doi.org\/10.1145\/1950413.1950435","DOI":"10.1145\/1950413.1950435"},{"key":"1_CR10","doi-asserted-by":"publisher","unstructured":"Ham, T.J., Arag\u00f3n, J.L., Martonosi, M.: DeSC: decoupled supply-compute communication management for heterogeneous architectures. In: Proceedings of the 48th International Symposium on Microarchitecture, MICRO-48, pp. 191\u2013203. Association for Computing Machinery, New York (2015). https:\/\/doi.org\/10.1145\/2830772.2830800","DOI":"10.1145\/2830772.2830800"},{"key":"1_CR11","doi-asserted-by":"publisher","unstructured":"Parashar, A., et al.: SCNN: an accelerator for compressed-sparse convolutional neural networks. In: Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA 2017, pp. 27\u201340. Association for Computing Machinery, New York (2017). https:\/\/doi.org\/10.1145\/3079856.3080254","DOI":"10.1145\/3079856.3080254"},{"key":"1_CR12","doi-asserted-by":"publisher","unstructured":"Pellauer, M., et al.: Buffets: an efficient and composable storage idiom for explicit decoupled data orchestration. In: Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2019, pp. 137\u2013151. Association for Computing Machinery, New York (2019). https:\/\/doi.org\/10.1145\/3297858.3304025","DOI":"10.1145\/3297858.3304025"},{"key":"1_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1007\/978-3-319-16214-0_42","volume-title":"Applied Reconfigurable Computing","author":"S Takamaeda-Yamazaki","year":"2015","unstructured":"Takamaeda-Yamazaki, S.: Pyverilog: a python-based hardware design processing toolkit for Verilog HDL. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) ARC 2015. LNCS, vol. 9040, pp. 451\u2013460. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_42"},{"key":"1_CR14","doi-asserted-by":"publisher","unstructured":"Weisz, G., Hoe, J.C.: C-to-CoRAM: compiling perfect loop nests to the portable CoRAM abstraction. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2013, pp. 221\u2013230. Association for Computing Machinery, New York (2013). https:\/\/doi.org\/10.1145\/2435264.2435302","DOI":"10.1145\/2435264.2435302"},{"issue":"4","key":"1_CR15","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1145\/1498765.1498785","volume":"52","author":"S Williams","year":"2009","unstructured":"Williams, S., Waterman, A., Patterson, D.: Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52(4), 65\u201376 (2009). https:\/\/doi.org\/10.1145\/1498765.1498785","journal-title":"Commun. ACM"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-42921-7_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T05:02:22Z","timestamp":1694754142000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-42921-7_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031429200","9783031429217"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-42921-7_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"16 September 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cottbus","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 September 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 September 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arc2023.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}