{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T05:13:23Z","timestamp":1755839603117,"version":"3.40.3"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031429200"},{"type":"electronic","value":"9783031429217"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-42921-7_19","type":"book-chapter","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T05:02:14Z","timestamp":1694754134000},"page":"275-289","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["More Efficient CMMs on\u00a0FPGAs: Instantiated Ternary Adders for\u00a0Computation Coding"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5111-4620","authenticated-orcid":false,"given":"Alexander","family":"Lehnert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0930-1937","authenticated-orcid":false,"given":"Hans","family":"Rosenberger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3780-9308","authenticated-orcid":false,"given":"Ralf","family":"M\u00fcller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,9,16]]},"reference":[{"key":"19_CR1","doi-asserted-by":"publisher","unstructured":"Aksoy, L., Flores, P.M.: A novel method for the approximation of multiplierless constant matrix vector multiplication. Embedded Syst. 12 (2016). https:\/\/doi.org\/10.1186\/s13639-016-0033-y","DOI":"10.1186\/s13639-016-0033-y"},{"key":"19_CR2","doi-asserted-by":"publisher","unstructured":"Blott, M., et al.: FINN-R: an end-to-end deep-learning framework for fast exploration of quantized neural networks. ACM Trans. Reconfigurable Technol. Syst. 11(3) (2018). https:\/\/doi.org\/10.1145\/3242897","DOI":"10.1145\/3242897"},{"key":"19_CR3","doi-asserted-by":"publisher","unstructured":"Demidovskij, A., Smirnov, E.: Effective post-training quantization of neural networks for inference on low power neural accelerator. In: 2020 International Joint Conference on Neural Networks (IJCNN), pp. 1\u20137 (2020). https:\/\/doi.org\/10.1109\/IJCNN48605.2020.9207281","DOI":"10.1109\/IJCNN48605.2020.9207281"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"de Dinechin, F.: Reflections on 10 years of FloPoCo. In: 26th IEEE Symposium of Computer Arithmetic (ARITH-26) (2019)","DOI":"10.1109\/ARITH.2019.00042"},{"key":"19_CR5","unstructured":"Fan, A., et al.: Training with quantization noise for extreme model compression. arXiv preprint arXiv:2004.07320 (2020)"},{"key":"19_CR6","doi-asserted-by":"publisher","unstructured":"Hardieck, M., Kumm, M., Sittel, P., Zipf, P.: Constant matrix multiplication with ternary adders. In: 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 85\u201388 (2018). https:\/\/doi.org\/10.1109\/ICECS.2018.8617860","DOI":"10.1109\/ICECS.2018.8617860"},{"issue":"4","key":"19_CR7","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1109\/MM.2020.2997611","volume":"40","author":"L Jia","year":"2020","unstructured":"Jia, L., Lu, L., Wei, X., Liang, Y.: Generating systolic array accelerators with reusable blocks. IEEE Micro 40(4), 85\u201392 (2020). https:\/\/doi.org\/10.1109\/MM.2020.2997611","journal-title":"IEEE Micro"},{"key":"19_CR8","doi-asserted-by":"publisher","unstructured":"Jouppi, N.P., Young, C., Patil, N., et al.: In-datacenter performance analysis of a tensor processing unit. In: Proceedings of the 44th Annual International Symposium on Computer Architecture, pp. 1\u201312. ISCA 2017, New York, NY, USA. Association for Computing Machinery (2017). https:\/\/doi.org\/10.1145\/3079856.3080246, https:\/\/doi.org\/10.1145\/3079856.3080246","DOI":"10.1145\/3079856.3080246"},{"key":"19_CR9","unstructured":"Kumm, M., M\u00f6ller, K., Hardieck, M., Zipf, P.: Pagsuite project website (2018)"},{"issue":"5","key":"19_CR10","doi-asserted-by":"publisher","first-page":"567","DOI":"10.1109\/TCSII.2018.2823780","volume":"65","author":"M Kumm","year":"2018","unstructured":"Kumm, M.: Optimal constant multiplication using integer linear programming. IEEE Trans. Circuits Syst. II Express Briefs 65(5), 567\u2013571 (2018). https:\/\/doi.org\/10.1109\/TCSII.2018.2823780","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"12","key":"19_CR11","doi-asserted-by":"publisher","first-page":"2072","DOI":"10.1109\/TC.2017.2701365","volume":"66","author":"M Kumm","year":"2017","unstructured":"Kumm, M., Hardieck, M., Zipf, P.: Optimization of constant matrix multiplication with low power and high throughput. IEEE Trans. Comput. 66(12), 2072\u20132080 (2017). https:\/\/doi.org\/10.1109\/TC.2017.2701365","journal-title":"IEEE Trans. Comput."},{"key":"19_CR12","doi-asserted-by":"publisher","first-page":"3881","DOI":"10.1109\/ACCESS.2023.3234622","volume":"11","author":"A Lehnert","year":"2023","unstructured":"Lehnert, A., Holzinger, P., Pfenning, S., M\u00fcller, R., Reichenbach, M.: Most resource efficient matrix vector multiplication on FPGAs. IEEE Access 11, 3881\u20133898 (2023). https:\/\/doi.org\/10.1109\/ACCESS.2023.3234622","journal-title":"IEEE Access"},{"key":"19_CR13","doi-asserted-by":"publisher","unstructured":"Luu, J., et al.: On hard adders and carry chains in FPGAs. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, May, pp. 52\u201359 (2014). https:\/\/doi.org\/10.1109\/FCCM.2014.25","DOI":"10.1109\/FCCM.2014.25"},{"key":"19_CR14","doi-asserted-by":"publisher","unstructured":"Markidis, S., Chien, S.W.D., Laure, E., Peng, I.B., Vetter, J.S.: NVIDIA tensor core programmability, performance & precision. In: 2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 522\u2013531 (2018). https:\/\/doi.org\/10.1109\/IPDPSW.2018.00091","DOI":"10.1109\/IPDPSW.2018.00091"},{"issue":"8","key":"19_CR15","doi-asserted-by":"publisher","first-page":"1160","DOI":"10.1109\/TC.2021.3059962","volume":"70","author":"L Mei","year":"2021","unstructured":"Mei, L., Houshmand, P., Jain, V., Giraldo, S., Verhelst, M.: Zigzag: Enlarging joint architecture-mapping design space exploration for DNN accelerators. IEEE Trans. Comput. 70(8), 1160\u20131174 (2021). https:\/\/doi.org\/10.1109\/TC.2021.3059962","journal-title":"IEEE Trans. Comput."},{"key":"19_CR16","doi-asserted-by":"publisher","unstructured":"M\u00fcller, R.R., G\u00e4de, B., Bereyhi, A.: Efficient matrix multiplication: the sparse power-of-2 factorization. In: 2020 Information Theory and Applications Workshop (ITA), pp. 1\u20136 (2020). https:\/\/doi.org\/10.1109\/ITA50056.2020.9244952","DOI":"10.1109\/ITA50056.2020.9244952"},{"key":"19_CR17","doi-asserted-by":"publisher","unstructured":"M\u00fcller, R.R., G\u00e4de, B., Bereyhi, A.: Linear computation coding. In: ICASSP 2021\u20132021 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 5065\u20135069 (2021). https:\/\/doi.org\/10.1109\/ICASSP39728.2021.9414317","DOI":"10.1109\/ICASSP39728.2021.9414317"},{"issue":"7","key":"19_CR18","doi-asserted-by":"publisher","first-page":"253","DOI":"10.3390\/a15070253","volume":"15","author":"R M\u00fcller","year":"2022","unstructured":"M\u00fcller, R., G\u00e4de, B., Bereyhi, A.: Linear computation coding: a framework for joint quantization and computing. Algorithms 15(7), 253 (2022)","journal-title":"Algorithms"},{"key":"19_CR19","doi-asserted-by":"crossref","unstructured":"Rosenberger, H., Fr\u00f6hlich, J.S., Bereyhi, A., M\u00fcller, R.R.: Linear computation coding: Exponential search and reduced state algorithms. In: Data Compression Conference. Snowbird, UT (03 2023, accepted)","DOI":"10.1109\/DCC55655.2023.00038"},{"key":"19_CR20","unstructured":"Simkins, J.M., Philofsky, B.D.: Structures and methods for implementing ternary adders\/subtractors in programmable logic device; United States Patent US7274211B1 (2007)"},{"key":"19_CR21","unstructured":"Xilinx, I.: UltraScale Architecture Configurable Logic Block User Guide (UG574). Xilinx, Inc. (2017). https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug574-ultrascale-clb"},{"key":"19_CR22","unstructured":"Xilinx, I.: Vivado Design Suite Properties Reference Guide. Xilinx, Inc. (2022). https:\/\/www.xilinx.com\/support\/documents\/sw_manuals\/xilinx2022_1\/ug912-vivado-properties.pdf"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-42921-7_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T05:04:09Z","timestamp":1694754249000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-42921-7_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031429200","9783031429217"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-42921-7_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"16 September 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cottbus","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 September 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 September 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arc2023.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}