{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T09:37:18Z","timestamp":1743154638227,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031442001"},{"type":"electronic","value":"9783031442018"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-44201-8_21","type":"book-chapter","created":{"date-parts":[[2023,9,22]],"date-time":"2023-09-22T08:03:20Z","timestamp":1695369800000},"page":"249-257","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Robustness to\u00a0Variability and\u00a0Asymmetry of\u00a0In-Memory On-Chip Training"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-4983-9966","authenticated-orcid":false,"given":"Rohit","family":"K. Vartak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9191-1632","authenticated-orcid":false,"given":"Vivek","family":"Saraswat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1498-5993","authenticated-orcid":false,"given":"Udayan","family":"Ganguly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,9,23]]},"reference":[{"key":"21_CR1","doi-asserted-by":"publisher","unstructured":"Ali, M., Jaiswal, A., Kodge, S., Agrawal, A., Chakraborty, I., Roy, K.: IMAC: In-memory multi-bit multiplication and accumulation in 6T SRAM array. IEEE Trans. Circuit. Syst. I: Regular Papers 67(8), 2521\u20132531 (2020). https:\/\/doi.org\/10.1109\/TCSI.2020.2981901. https:\/\/ieeexplore.ieee.org\/document\/9050543\/. Publisher: IEEE","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"21_CR2","doi-asserted-by":"publisher","unstructured":"Chang, C.C., et al.: Device quantization policy in variation-aware in-memory computing design. Sci. Rep. 12, 112 (2022). https:\/\/doi.org\/10.1038\/s41598-021-04159-x","DOI":"10.1038\/s41598-021-04159-x"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Deng, Z., Orshansky, M.: Variability-aware training and self-tuning of highly quantized DNNs for analog PIM. CoRR abs\/2111.06457 (2021). arxiv.org\/abs\/2111.06457","DOI":"10.23919\/DATE54114.2022.9774625"},{"key":"21_CR4","doi-asserted-by":"publisher","unstructured":"Doevenspeck, J., et al.: OxRRAM-based analog in-memory computing for deep neural network inference: a conductance variability study. IEEE Trans. Electr. Devices 68(5), 2301\u20132305 (2021). https:\/\/doi.org\/10.1109\/TED.2021.3068696. https:\/\/ieeexplore.ieee.org\/document\/9405305\/","DOI":"10.1109\/TED.2021.3068696"},{"key":"21_CR5","doi-asserted-by":"publisher","unstructured":"Fumarola, A., et al.: Bidirectional non-filamentary RRAM as an analog neuromorphic synapse, Part II: impact of Al\/Mo\/Pr 0.7 Ca 0.3 MnO 3 device characteristics on neural network training accuracy. IEEE J. Electr. Devices Soc. 6(1), 169\u2013178 (2018). https:\/\/doi.org\/10.1109\/JEDS.2017.2782184. Publisher: Institute of Electrical and Electronics Engineers Inc","DOI":"10.1109\/JEDS.2017.2782184"},{"key":"21_CR6","doi-asserted-by":"publisher","unstructured":"Gokmen, T., Vlasov, Y.: Acceleration of deep neural network training with resistive cross-point devices: design considerations. Front. Neurosci. 10, 333 (2016). https:\/\/doi.org\/10.3389\/fnins.2016.00333. https:\/\/journal.frontiersin.org\/Article\/10.3389\/fnins.2016.00333\/abstract","DOI":"10.3389\/fnins.2016.00333"},{"issue":"11","key":"21_CR7","doi-asserted-by":"publisher","first-page":"3163","DOI":"10.1109\/JSSC.2018.2867275","volume":"53","author":"SK Gonugondla","year":"2018","unstructured":"Gonugondla, S.K., Kang, M., Shanbhag, N.R.: A variation-tolerant in-memory machine learning classifier via on-chip training. IEEE J. Solid-State Circuits 53(11), 3163\u20133173 (2018). https:\/\/doi.org\/10.1109\/JSSC.2018.2867275","journal-title":"IEEE J. Solid-State Circuits"},{"key":"21_CR8","doi-asserted-by":"publisher","unstructured":"Jiang, H., Peng, X., Huang, S., Yu, S.: CIMAT: a compute-in-memory architecture for on-chip training based on transpose SRAM arrays. IEEE Trans. Comput. 69, 944\u2013954 (2020). https:\/\/doi.org\/10.1109\/TC.2020.2980533. https:\/\/ieeexplore.ieee.org\/document\/9035482","DOI":"10.1109\/TC.2020.2980533"},{"key":"21_CR9","doi-asserted-by":"publisher","unstructured":"Kim, S., Gokmen, T., Lee, H.M., Haensch, W.E.: Analog CMOS-based resistive processing unit for deep neural network training. In: 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 422\u2013425. IEEE, Boston, MA, USA (2017). https:\/\/doi.org\/10.1109\/MWSCAS.2017.8052950. https:\/\/ieeexplore.ieee.org\/document\/8052950\/","DOI":"10.1109\/MWSCAS.2017.8052950"},{"key":"21_CR10","doi-asserted-by":"publisher","unstructured":"Long, Y., She, X., Mukhopadhyay, S.: Design of reliable DNN accelerator with un-reliable ReRam. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1769\u20131774 (2019). https:\/\/doi.org\/10.23919\/DATE.2019.8715178","DOI":"10.23919\/DATE.2019.8715178"},{"key":"21_CR11","doi-asserted-by":"publisher","unstructured":"Miyamura, M., Nagumo, T., Takeuchi, K., Takeda, K., Hane, M.: Effects of drain bias on threshold voltage fluctuation and its impact on circuit characteristics. In: 2008 IEEE International Electron Devices Meeting, pp. 1\u20134. IEEE, San Francisco, CA, USA (2008). https:\/\/doi.org\/10.1109\/IEDM.2008.4796721. https:\/\/ieeexplore.ieee.org\/document\/4796721\/","DOI":"10.1109\/IEDM.2008.4796721"},{"key":"21_CR12","unstructured":"Oh, M.H.: A weight variation-aware training method for hardware neuromorphic chips (2023). https:\/\/openreview.net\/forum?id=3urtgEaXCA9"},{"key":"21_CR13","doi-asserted-by":"publisher","unstructured":"Rumelhart, D.E., Hinton, G.E., Williams, R.J.: Learning representations by back-propagating errors. Nature 323(6088), 533\u2013536 (1986). https:\/\/doi.org\/10.1038\/323533a0","DOI":"10.1038\/323533a0"},{"key":"21_CR14","doi-asserted-by":"publisher","unstructured":"Sebastian, A., Le Gallo, M., Khaddam-Aljameh, R., Eleftheriou, E.: Memory devices and applications for in-memory computing. Nat. Nanotechnol. 15(7), 529\u2013544 (2020). https:\/\/doi.org\/10.1038\/s41565-020-0655-z. https:\/\/www.nature.com\/articles\/s41565-020-0655-z","DOI":"10.1038\/s41565-020-0655-z"},{"issue":"3","key":"21_CR15","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1023\/A:1020717929709","volume":"33","author":"M Valle","year":"2002","unstructured":"Valle, M.: Analog VLSI implementation of artificial neural networks with supervised on-chip learning. Analog Integr. Circ. Sig. Process 33(3), 263\u2013287 (2002). https:\/\/doi.org\/10.1023\/A:1020717929709","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"21_CR16","doi-asserted-by":"publisher","unstructured":"Wang, Q., Park, Y., Lu, W.D.: Device variation effects on neural network inference accuracy in analog in-memory computing systems. Adv. Intell. Syst. 4(8), 2100199 (2022). https:\/\/doi.org\/10.1002\/aisy.202100199. https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/aisy.202100199","DOI":"10.1002\/aisy.202100199"},{"key":"21_CR17","doi-asserted-by":"publisher","unstructured":"Xiao, T.P., Bennett, C.H., Feinberg, B., Agarwal, S., Marinella, M.J.: Analog architectures for neural network acceleration based on non-volatile memory. Appl. Phys. Rev. 7(3), 031301 (2020). https:\/\/doi.org\/10.1063\/1.5143815. https:\/\/aip.scitation.org\/doi\/10.1063\/1.5143815","DOI":"10.1063\/1.5143815"},{"key":"21_CR18","doi-asserted-by":"publisher","unstructured":"Zhao, J., et al.: CORK: a privacy-preserving and lossless federated learning scheme for deep neural network. Inf. Sci. 603, 190\u2013209 (2022). https:\/\/doi.org\/10.1016\/j.ins.2022.04.052. https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0020025522004042","DOI":"10.1016\/j.ins.2022.04.052"}],"container-title":["Lecture Notes in Computer Science","Artificial Neural Networks and Machine Learning \u2013 ICANN 2023"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-44201-8_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,22]],"date-time":"2023-09-22T08:06:33Z","timestamp":1695369993000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-44201-8_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031442001","9783031442018"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-44201-8_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"23 September 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICANN","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Artificial Neural Networks","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Heraklion","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 September 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 September 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"32","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"icann2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/e-nns.org\/icann2023\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"easyacademia.org","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"947","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"426","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"22","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"type of other papers accepted  : 9 Abstract","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}