{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:56:02Z","timestamp":1780674962107,"version":"3.54.1"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031460760","type":"print"},{"value":"9783031460777","type":"electronic"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-46077-7_19","type":"book-chapter","created":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T11:01:58Z","timestamp":1699268518000},"page":"285-295","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["$$\\mathrm {DD\\text {-}MPU}$$: Dynamic and Distributed Memory Protection Unit for Embedded System-on-Chips"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5927-4426","authenticated-orcid":false,"given":"Carsten","family":"Heinz","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1164-3082","authenticated-orcid":false,"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,11,7]]},"reference":[{"key":"19_CR1","unstructured":"Andes Technology: IOPMP Updates: The Protection of IOPMP. https:\/\/static.sched.com\/hosted_files\/riscvsummit2021\/de\/IOPMP%20Updates%20-%20Protection%20of%20IOPMP_Andes%20Technology.pdf"},{"key":"19_CR2","unstructured":"Waterman, A., Asanovi\u0107, J.H.K.: The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 20211203 (2021)"},{"issue":"7","key":"19_CR3","doi-asserted-by":"publisher","first-page":"1515","DOI":"10.1109\/TIFS.2017.2658544","volume":"12","author":"A Basak","year":"2017","unstructured":"Basak, A., Bhunia, S., Tkacik, T., Ray, S.: Security assurance for system-on-chip designs with untrusted IPs. IEEE Trans. Inf. Forensics Secur. 12(7), 1515\u20131528 (2017). https:\/\/doi.org\/10.1109\/TIFS.2017.2658544","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"19_CR4","doi-asserted-by":"publisher","unstructured":"Conti, F., Schiavone, P.D., Benini, L.: XNOR neural engine: a hardware accelerator IP for 21.6-fj\/op binary neural network inference. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 37, 2940\u20132951 (2018). https:\/\/doi.org\/10.1109\/TCAD.2018.2857019","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"19_CR5","unstructured":"Dabbelt, P., Graff, N.: SiFive\u2019s trusted execution reference platform. https:\/\/riscv.org\/wp-content\/uploads\/2018\/12\/SiFives-Trusted-Execution-Reference-Platform-Palmer-Dabbelt-1-1.pdf"},{"key":"19_CR6","unstructured":"FreeRTOS: Memory Protection Unit (MPU) Support. https:\/\/www.freertos.org\/FreeRTOS-MPU-memory-protection-unit.html"},{"key":"19_CR7","unstructured":"LeMay, M., Gunter, C.A.: Network-on-chip firewall: countering defective and malicious system-on-chip hardware. CoRR abs\/1404.3465 (2014). http:\/\/arxiv.org\/abs\/1404.3465"},{"issue":"11","key":"19_CR8","doi-asserted-by":"publisher","first-page":"1611","DOI":"10.1109\/TC.2020.3020777","volume":"69","author":"M Nabeel","year":"2020","unstructured":"Nabeel, M., Ashraf, M., Patnaik, S., Soteriou, V., Sinanoglu, O., Knechtel, J.: 2.5D Root of trust: secure system-level integration of untrusted chiplets. IEEE Trans. Comput. 69(11), 1611\u20131625 (2020)","journal-title":"IEEE Trans. Comput."},{"key":"19_CR9","doi-asserted-by":"publisher","unstructured":"Pullini, A., Rossi, D., Loi, I., Tagliavini, G., Benini, L.: Mr. Wolf: an energy-precision scalable parallel ultra low power SOC for IoT edge processing. IEEE J. Solid-State Circ. 54(7), 1970\u20131981 (2019). https:\/\/doi.org\/10.1109\/JSSC.2019.2912307","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"19_CR10","doi-asserted-by":"publisher","unstructured":"Schiavone, P.D., Rossi, D., Pullini, A., Di Mauro, A., Conti, F., Benini, L.: Quentin: an ultra-low-power PULPissimo SoC in 22 nm FDX. In: 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp. 1\u20133 (2018). https:\/\/doi.org\/10.1109\/S3S.2018.8640145","DOI":"10.1109\/S3S.2018.8640145"},{"key":"19_CR11","unstructured":"SiFive Technology: Securing The RISC-V Revolution. https:\/\/www.sifive.com\/technology\/shield-soc-security"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-46077-7_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T11:03:49Z","timestamp":1699268629000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-46077-7_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031460760","9783031460777"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-46077-7_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"7 November 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 July 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/samos-conference.com\/wp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"7","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}