{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:04:29Z","timestamp":1765357469007,"version":"3.40.3"},"publisher-location":"Cham","reference-count":41,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031460760"},{"type":"electronic","value":"9783031460777"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-46077-7_24","type":"book-chapter","created":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T11:01:58Z","timestamp":1699268518000},"page":"363-378","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["RISC-V Processor Technologies for\u00a0Aerospace Applications in\u00a0the\u00a0ISOLDE Project"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8294-730X","authenticated-orcid":false,"given":"William","family":"Fornaciari","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1888-9579","authenticated-orcid":false,"given":"Federico","family":"Reghenzani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0255-4475","authenticated-orcid":false,"given":"Giovanni","family":"Agosta","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9951-062X","authenticated-orcid":false,"given":"Davide","family":"Zoni","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0254-3933","authenticated-orcid":false,"given":"Andrea","family":"Galimberti","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7924-933X","authenticated-orcid":false,"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8248-5731","authenticated-orcid":false,"given":"Yvan","family":"Tortorella","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6607-7367","authenticated-orcid":false,"given":"Emanuele","family":"Parisi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1839-344X","authenticated-orcid":false,"given":"Francesco","family":"Barchi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1148-2450","authenticated-orcid":false,"given":"Andrea","family":"Bartolini","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7323-759X","authenticated-orcid":false,"given":"Andrea","family":"Acquaviva","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6137-6453","authenticated-orcid":false,"given":"Daniele","family":"Gregori","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0502-0372","authenticated-orcid":false,"given":"Salvatore","family":"Cognetta","sequence":"additional","affiliation":[]},{"given":"Carlo","family":"Ciancarelli","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Leboffe","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Serri","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6215-8220","authenticated-orcid":false,"given":"Alessio","family":"Burrello","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2872-7071","authenticated-orcid":false,"given":"Daniele Jahier","family":"Pagliari","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2672-7593","authenticated-orcid":false,"given":"Gianvito","family":"Urgese","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3069-0319","authenticated-orcid":false,"given":"Maurizio","family":"Martina","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2238-9443","authenticated-orcid":false,"given":"Guido","family":"Masera","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3616-5507","authenticated-orcid":false,"given":"Rosario","family":"Di Carlo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3829-2526","authenticated-orcid":false,"given":"Antonio","family":"Sciarappa","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,11,7]]},"reference":[{"key":"24_CR1","doi-asserted-by":"publisher","first-page":"104679","DOI":"10.1016\/j.micpro.2022.104679","volume":"95","author":"G Agosta","year":"2022","unstructured":"Agosta, G., et al.: Towards extreme scale technologies and accelerators for eurohpc hw\/sw supercomputing applications for exascale: the textarossa approach. Microprocess. Microsyst. 95, 104679 (2022). https:\/\/doi.org\/10.1016\/j.micpro.2022.104679","journal-title":"Microprocess. Microsyst."},{"issue":"8","key":"24_CR2","doi-asserted-by":"publisher","first-page":"1253","DOI":"10.1109\/TC.2021.3066883","volume":"70","author":"A Burrello","year":"2021","unstructured":"Burrello, A., Garofalo, A., Bruschi, N., Tagliavini, G., Rossi, D., Conti, F.: Dory: automatic end-to-end deployment of real-world DNNs on low-cost IoT MCUs. IEEE Trans. Comput. 70(8), 1253\u20131268 (2021)","journal-title":"IEEE Trans. Comput."},{"key":"24_CR3","doi-asserted-by":"publisher","unstructured":"Cagnizi, L., Reghenzani, F., Fornaciari, W.: Poster abstract: run-time dynamic WCET estimation. In: Proceedings of the 8th ACM\/IEEE Conference on Internet of Things Design and Implementation, pp. 458\u2013460. IoTDI 2023, Association for Computing Machinery, New York, NY, USA (2023). https:\/\/doi.org\/10.1145\/3576842.3589168","DOI":"10.1145\/3576842.3589168"},{"key":"24_CR4","unstructured":"Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-all: train one network and specialize it for efficient deployment. arXiv preprint arXiv:1908.09791 (2019)"},{"key":"24_CR5","unstructured":"Cai, H., Zhu, L., Han, S.: Proxylessnas: direct neural architecture search on target task and hardware. arXiv preprint arXiv:1812.00332 (2018)"},{"key":"24_CR6","doi-asserted-by":"publisher","unstructured":"Caon, M., et al.: Very low latency architecture for earth observation satellite onboard data handling, compression, and encryption. In: 2021 IEEE International Geoscience and Remote Sensing Symposium IGARSS, pp. 7791\u20137794 (2021). https:\/\/doi.org\/10.1109\/IGARSS47720.2021.9554085","DOI":"10.1109\/IGARSS47720.2021.9554085"},{"key":"24_CR7","doi-asserted-by":"publisher","first-page":"225134","DOI":"10.1109\/ACCESS.2020.3039858","volume":"8","author":"M Capra","year":"2020","unstructured":"Capra, M., Bussolino, B., Marchisio, A., Masera, G., Martina, M., Shafique, M.: Hardware and software optimizations for accelerating deep neural networks: survey of current trends, challenges, and the road ahead. IEEE Access 8, 225134\u2013225180 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.3039858","journal-title":"IEEE Access"},{"key":"24_CR8","doi-asserted-by":"publisher","unstructured":"Cavalcante, M., Schuiki, F., Zaruba, F., Schaffner, M., Benini, L.: Ara: a 1-GHz+ scalable and energy-efficient RISC-V vector processor with multiprecision floating-point support in 22-nm FD-SOI. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(2), 530\u2013543 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2019.2950087","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"24_CR9","doi-asserted-by":"publisher","unstructured":"Cerdeira, D., Santos, N., Fonseca, P., Pinto, S.: Sok: understanding the prevailing security vulnerabilities in trustzone-assisted TEE systems. In: 2020 IEEE Symposium on Security and Privacy (SP), pp. 1416\u20131432 (2020). https:\/\/doi.org\/10.1109\/SP40000.2020.00061","DOI":"10.1109\/SP40000.2020.00061"},{"issue":"2","key":"24_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3388785","volume":"17","author":"S Cherubin","year":"2020","unstructured":"Cherubin, S., Cattaneo, D., Chiari, M., Agosta, G.: Dynamic precision autotuning with TAFFO. ACM Trans. Archit. Code Optim. 17(2), 1\u201326 (2020). https:\/\/doi.org\/10.1145\/3388785","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"24_CR11","unstructured":"lowRISC CIC: Opentitan official documentation (2019). https:\/\/opentitan.org\/documentation\/index.html"},{"issue":"4","key":"24_CR12","doi-asserted-by":"publisher","first-page":"3115","DOI":"10.1109\/TAES.2014.130384","volume":"50","author":"C Condo","year":"2014","unstructured":"Condo, C., Masera, G.: Unified turbo\/LDPC code decoder architecture for deep-space communications. IEEE Trans. Aerosp. Electron. Syst. 50(4), 3115\u20133125 (2014). https:\/\/doi.org\/10.1109\/TAES.2014.130384","journal-title":"IEEE Trans. Aerosp. Electron. Syst."},{"key":"24_CR13","doi-asserted-by":"publisher","first-page":"100467","DOI":"10.1016\/j.suscom.2020.100467","volume":"29","author":"L Cremona","year":"2021","unstructured":"Cremona, L., Fornaciari, W., Zoni, D.: Automatic identification and hardware implementation of a resource-constrained power model for embedded systems. Sustain. Comput. Inf. Syst. 29, 100467 (2021). https:\/\/doi.org\/10.1016\/j.suscom.2020.100467","journal-title":"Sustain. Comput. Inf. Syst."},{"key":"24_CR14","doi-asserted-by":"publisher","first-page":"999029","DOI":"10.3389\/fnins.2022.999029","volume":"16","author":"E Forno","year":"2022","unstructured":"Forno, E., Fra, V., Pignari, R., Macii, E., Urgese, G.: Spike encoding techniques for IoT time-varying signals benchmarked on a neuromorphic classification task. Frontiers Neurosci. 16, 999029 (2022)","journal-title":"Frontiers Neurosci."},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Forno, E., Spitale, A., Macii, E., Urgese, G.: Configuring an embedded neuromorphic coprocessor using a risc-v chip for enabling edge computing applications. In: 2021 IEEE 14th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), pp. 328\u2013332. IEEE (2021)","DOI":"10.1109\/MCSoC51149.2021.00055"},{"key":"24_CR16","doi-asserted-by":"publisher","unstructured":"Galimberti, A., Galli, D., Montanaro, G., Fornaciari, W., Zoni, D.: FPGA implementation of bike for quantum-resistant TLS. In: 2022 25th Euromicro Conference on Digital System Design (DSD), pp. 539\u2013547 (2022). https:\/\/doi.org\/10.1109\/DSD57027.2022.00078","DOI":"10.1109\/DSD57027.2022.00078"},{"issue":"12","key":"24_CR17","doi-asserted-by":"publisher","first-page":"3295","DOI":"10.1109\/TC.2022.3149422","volume":"71","author":"A Galimberti","year":"2022","unstructured":"Galimberti, A., Montanaro, G., Zoni, D.: Efficient and scalable FPGA design of GF(2m) inversion for post-quantum cryptosystems. IEEE Trans. Comput. 71(12), 3295\u20133307 (2022). https:\/\/doi.org\/10.1109\/TC.2022.3149422","journal-title":"IEEE Trans. Comput."},{"key":"24_CR18","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1109\/OJSSCS.2022.3210082","volume":"2","author":"A Garofalo","year":"2022","unstructured":"Garofalo, A., et al.: DARKSIDE: a heterogeneous RISC-V compute cluster for extreme-edge on-chip DNN inference and training. IEEE Open J. Solid-State Circ. Soc. 2, 231\u2013243 (2022). https:\/\/doi.org\/10.1109\/OJSSCS.2022.3210082","journal-title":"IEEE Open J. Solid-State Circ. Soc."},{"issue":"2","key":"24_CR19","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/MSEC.2019.2947124","volume":"18","author":"P Jauernig","year":"2020","unstructured":"Jauernig, P., Sadeghi, A.R., Stapf, E.: Trusted execution environments: properties, applications, and challenges. IEEE Secur. Priv. 18(2), 56\u201360 (2020)","journal-title":"IEEE Secur. Priv."},{"key":"24_CR20","doi-asserted-by":"publisher","unstructured":"Klesh, A.T., Cutler, J.W., Atkins, E.M.: Cyber-physical challenges for space systems. In: 2012 IEEE\/ACM Third International Conference on Cyber-Physical Systems, pp. 45\u201352 (2012). https:\/\/doi.org\/10.1109\/ICCPS.2012.13","DOI":"10.1109\/ICCPS.2012.13"},{"key":"24_CR21","doi-asserted-by":"publisher","first-page":"66223","DOI":"10.1109\/ACCESS.2021.3076245","volume":"9","author":"K Koleci","year":"2021","unstructured":"Koleci, K., Santini, P., Baldi, M., Chiaraluce, F., Martina, M., Masera, G.: Efficient hardware implementation of the LEDAcrypt decoder. IEEE Access 9, 66223\u201366240 (2021). https:\/\/doi.org\/10.1109\/ACCESS.2021.3076245","journal-title":"IEEE Access"},{"issue":"2018","key":"24_CR22","first-page":"297","volume":"32","author":"I Lasri","year":"2018","unstructured":"Lasri, I., Cherubin, S., Agosta, G., Rohou, E., Sentieys, O.: Implications of reduced-precision computations in HPC: performance, energy and error. Parallel Comput. Everywhere 32(2018), 297 (2018)","journal-title":"Parallel Comput. Everywhere"},{"key":"24_CR23","doi-asserted-by":"publisher","unstructured":"Montanaro, G., Galimberti, A., Colizzi, E., Zoni, D.: Hardware-software co-design of bike with HLS-generated accelerators. In: 2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 1\u20134 (2022). https:\/\/doi.org\/10.1109\/ICECS202256217.2022.9970992","DOI":"10.1109\/ICECS202256217.2022.9970992"},{"issue":"6","key":"24_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3291047","volume":"51","author":"S Pinto","year":"2019","unstructured":"Pinto, S., Santos, N.: Demystifying arm trustzone: a comprehensive survey. ACM Comput. Surv. 51(6), 1\u201336 (2019). https:\/\/doi.org\/10.1145\/3291047","journal-title":"ACM Comput. Surv."},{"key":"24_CR25","doi-asserted-by":"publisher","first-page":"103135","DOI":"10.1016\/j.micpro.2020.103135","volume":"77","author":"F Reghenzani","year":"2020","unstructured":"Reghenzani, F., Massari, G., Fornaciari, W.: Probabilistic-WCET reliability: statistical testing of EVT hypotheses. Microprocess. Microsyst. 77, 103135 (2020). https:\/\/doi.org\/10.1016\/j.micpro.2020.103135","journal-title":"Microprocess. Microsyst."},{"key":"24_CR26","doi-asserted-by":"publisher","first-page":"208566","DOI":"10.1109\/ACCESS.2020.3038559","volume":"8","author":"F Reghenzani","year":"2020","unstructured":"Reghenzani, F., Massari, G., Fornaciari, W.: Timing predictability in high-performance computing with probabilistic real-time. IEEE Access 8, 208566\u2013208582 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.3038559","journal-title":"IEEE Access"},{"key":"24_CR27","doi-asserted-by":"publisher","first-page":"711","DOI":"10.21105\/joss.00711","volume":"3","author":"F Reghenzani","year":"2018","unstructured":"Reghenzani, F., Massari, G., Fornaciari, W., et al.: chronovise: measurement-based probabilistic timing analysis framework. J. Open Source Softw. 3, 711\u2013713 (2018)","journal-title":"J. Open Source Softw."},{"key":"24_CR28","first-page":"744","volume":"72","author":"M Risso","year":"2022","unstructured":"Risso, M., et al.: Lightweight neural architecture search for temporal convolutional networks at the edge. IEEE Trans. Comput. 72, 744\u2013758 (2022)","journal-title":"IEEE Trans. Comput."},{"key":"24_CR29","doi-asserted-by":"crossref","unstructured":"Risso, M., et al.: Pruning in time (PIT): a lightweight network architecture optimizer for temporal convolutional networks. In: 2021 58th ACM\/IEEE Design Automation Conference (DAC), pp. 1015\u20131020. IEEE (2021)","DOI":"10.1109\/DAC18074.2021.9586187"},{"key":"24_CR30","doi-asserted-by":"publisher","unstructured":"Silvano, C., et al.: The ANTAREX tool flow for monitoring and autotuning energy efficient HPC systems. In: Internat. Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 308\u2013316 (2017). https:\/\/doi.org\/10.1109\/SAMOS.2017.8344645","DOI":"10.1109\/SAMOS.2017.8344645"},{"key":"24_CR31","doi-asserted-by":"publisher","unstructured":"Singh, R., Conroy, T., Schaumont, P.: Variable precision multiplication for software-based neural networks. In: 2020 IEEE High Performance Extreme Computing Conference (HPEC), pp. 1\u20137 (2020). https:\/\/doi.org\/10.1109\/HPEC43674.2020.9286170","DOI":"10.1109\/HPEC43674.2020.9286170"},{"issue":"9","key":"24_CR32","doi-asserted-by":"publisher","first-page":"3021","DOI":"10.1109\/TCSI.2020.2988353","volume":"67","author":"AGM Strollo","year":"2020","unstructured":"Strollo, A.G.M., Napoli, E., De Caro, D., Petra, N., Meo, G.D.: Comparison and extension of approximate 4\u20132 compressors for low-power approximate multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 67(9), 3021\u20133034 (2020). https:\/\/doi.org\/10.1109\/TCSI.2020.2988353","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"24_CR33","doi-asserted-by":"crossref","unstructured":"Tortorella, Y., Bertaccini, L., Rossi, D., Benini, L., Conti, F.: RedMulE: a compact FP16 matrix-multiplication accelerator for adaptive deep learning on RISC-V-based ultra-low-power SoCs. In: Proceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe, pp. 1099\u20131102. DATE 2022, European Design and Automation Association, Leuven, BEL (2022)","DOI":"10.23919\/DATE54114.2022.9774759"},{"key":"24_CR34","doi-asserted-by":"publisher","first-page":"1197918","DOI":"10.3389\/fnins.2023.1197918","volume":"17","author":"G Urgese","year":"2023","unstructured":"Urgese, G., Rios-Navarro, A., Linares-Barranco, A., Stewart, T.C., Michmizos, K.: Editorial: powering the next-generation IoT applications: new tools and emerging technologies for the development of neuromorphic system of systems. Frontiers in Neuroscience 17, 1197918 (2023). https:\/\/doi.org\/10.3389\/fnins.2023.1197918","journal-title":"Frontiers in Neuroscience"},{"key":"24_CR35","doi-asserted-by":"publisher","unstructured":"Zaruba, F., Benini, L.: The cost of application-class processing: energy and performance analysis of a linux-ready 1.7-GHz 64-Bit RISC-V core in 22-nm FDSOI technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(11), 2629\u20132640 (2019). https:\/\/doi.org\/10.1109\/TVLSI.2019.2926114","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"24_CR36","doi-asserted-by":"publisher","first-page":"163419","DOI":"10.1109\/ACCESS.2020.3020262","volume":"8","author":"D Zoni","year":"2020","unstructured":"Zoni, D., Galimberti, A., Fornaciari, W.: Efficient and scalable FPGA-oriented design of QC-LDPC bit-flipping decoders for post-quantum cryptography. IEEE Access 8, 163419\u2013163433 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.3020262","journal-title":"IEEE Access"},{"key":"24_CR37","doi-asserted-by":"publisher","first-page":"75809","DOI":"10.1109\/ACCESS.2020.2989423","volume":"8","author":"D Zoni","year":"2020","unstructured":"Zoni, D., Galimberti, A., Fornaciari, W.: Flexible and scalable FPGA-oriented design of multipliers for large binary polynomials. IEEE Access 8, 75809\u201375821 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.2989423","journal-title":"IEEE Access"},{"key":"24_CR38","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1016\/j.micpro.2018.07.007","volume":"63","author":"D Zoni","year":"2018","unstructured":"Zoni, D., Cremona, L., Cilardo, A., Gagliardi, M., Fornaciari, W.: PowerTap: all-digital power meter modeling for run-time power monitoring. Microprocess. Microsyst. 63, 128\u2013139 (2018). https:\/\/doi.org\/10.1016\/j.micpro.2018.07.007","journal-title":"Microprocess. Microsyst."},{"key":"24_CR39","doi-asserted-by":"publisher","first-page":"102476","DOI":"10.1016\/j.sysarc.2022.102476","volume":"126","author":"D Zoni","year":"2022","unstructured":"Zoni, D., Galimberti, A.: Cost-effective fixed-point hardware support for RISC-V embedded systems. J. Syst. Architect. 126, 102476 (2022). https:\/\/doi.org\/10.1016\/j.sysarc.2022.102476","journal-title":"J. Syst. Architect."},{"key":"24_CR40","doi-asserted-by":"publisher","first-page":"100450","DOI":"10.1016\/j.suscom.2020.100450","volume":"29","author":"D Zoni","year":"2021","unstructured":"Zoni, D., Galimberti, A., Fornaciari, W.: An FPU design template to optimize the accuracy-efficiency-area trade-off. Sustain. Comput. Inf. Syst. 29, 100450 (2021). https:\/\/doi.org\/10.1016\/j.suscom.2020.100450","journal-title":"Sustain. Comput. Inf. Syst."},{"key":"24_CR41","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3593044","volume":"55","author":"D Zoni","year":"2023","unstructured":"Zoni, D., Galimberti, A., Fornaciari, W.: A survey on run-time power monitors at the edge. ACM Comput. Surv. 55, 1\u201333 (2023). https:\/\/doi.org\/10.1145\/3593044","journal-title":"ACM Comput. Surv."}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-46077-7_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T11:04:38Z","timestamp":1699268678000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-46077-7_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031460760","9783031460777"],"references-count":41,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-46077-7_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"7 November 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 July 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/samos-conference.com\/wp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"7","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}