{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:32:59Z","timestamp":1767339179127,"version":"3.40.3"},"publisher-location":"Cham","reference-count":77,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031477539"},{"type":"electronic","value":"9783031477546"}],"license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-47754-6_9","type":"book-chapter","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T09:02:35Z","timestamp":1701334955000},"page":"147-165","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["TALUS: Reinforcing TEE Confidentiality with\u00a0Cryptographic Coprocessors"],"prefix":"10.1007","author":[{"given":"Dhiman","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Michael","family":"Schwarz","sequence":"additional","affiliation":[]},{"given":"Sven","family":"Bugiel","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,12,1]]},"reference":[{"key":"9_CR1","unstructured":"Arm Limited: The trustzone hardware architecture (2021). https:\/\/developer.arm.com\/documentation\/100935\/0100\/The-TrustZone-hardware-architecture-?lang=en. Accessed 05 Jan 2021"},{"key":"9_CR2","unstructured":"Asanovi\u0107, K., et al.: The rocket chip generator. Tech. rep., EECS Department, University of California, Berkeley, April 2016. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html"},{"key":"9_CR3","unstructured":"Boone, J.: Tpm genie: attacking the hardware root of trust for less than \\$50 (2018). Acessed 13 Feb 2019"},{"key":"9_CR4","unstructured":"Borrello, P., et al.: \u00c6PIC Leak: Architecturally leaking uninitialized data from the microarchitecture. In: USENIX Security 22 (2022)"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Bourgeat, T., et al.: Mi6: Secure enclaves in a speculative out-of-order processor. In: MICRO \u201952 (2019)","DOI":"10.1145\/3352460.3358310"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Brickell, E., Li, J.: Enhanced privacy id: a direct anonymous attestation scheme with enhanced revocation capabilities. IEEE Trans. Dependable Secure Comput. (2012)","DOI":"10.1109\/TDSC.2011.63"},{"key":"9_CR7","unstructured":"Bulck, J.V., et al.: Foreshadow: extracting the keys to the intel SGX kingdom with transient out-of-order execution. In: 27th USENIX Security Symposium (USENIX Security 18) (2018)"},{"key":"9_CR8","unstructured":"Canella, C., et al.: A systematic evaluation of transient execution attacks and defenses. In: USENIX Security Symposium (2019)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Canella, C., et al.: Fallout: Leaking data on meltdown-resistant cpus. In: CCS (2019)","DOI":"10.1145\/3319535.3363219"},{"key":"9_CR10","unstructured":"Celio, C., et al.: Boom v2: an open-source out-of-order risc-v core. Tech. rep., EECS Department, University of California, Berkeley, September 2017. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2017\/EECS-2017-157.html"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Chakraborty, D., Schwarz, M., Bugiel, S.: Talus: Reinforcing tee confidentiality with cryptographic coprocessors (technical report) (2023)","DOI":"10.1007\/978-3-031-47754-6_9"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Chen, G., et al.: Defeating Speculative-Execution Attacks on SGX with HyperRace. In: Dependable and Secure Computing (DSC) (2019)","DOI":"10.1109\/DSC47296.2019.8937682"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Chen, S., Zhang, X., Reiter, M.K., Zhang, Y.: Detecting privileged side-channel attacks in shielded execution with d\u00e9j\u00e1 vu. In: AsiaCCS (2017)","DOI":"10.1145\/3052973.3053007"},{"key":"9_CR14","unstructured":"Cloosters, T., Rodler, M., Davi, L.: Teerex: discovery and exploitation of memory corruption vulnerabilities in $$\\{$$SGX$$\\}$$ enclaves. In: USENIX Security Symposium (2020)"},{"key":"9_CR15","unstructured":"Cole, M., Prakash, A.: Simplex: repurposing intel memory protection extensions for information hiding. arXiv:2009.06490 (2020)"},{"key":"9_CR16","unstructured":"Costan, V., Devadas, S.: Intel sgx explained. IACR Cryptology ePrint Archive (2016)"},{"key":"9_CR17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4302-6149-0","volume-title":"Intel Trusted Execution Technology for Server Platforms: A Guide to More Secure Datacenters","author":"W Futral","year":"2013","unstructured":"Futral, W., Greene, J.: Intel Trusted Execution Technology for Server Platforms: A Guide to More Secure Datacenters, 1st edn. Apress, Berkely, CA, USA (2013)","edition":"1"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"Garmany, B., M\u00fcller, T.: PRIME: private RSA infrastructure for memory-less encryption. In: ACSAC (2013)","DOI":"10.1145\/2523649.2523656"},{"key":"9_CR19","unstructured":"Google: Tpm usage - the chromium project (2019). https:\/\/www.chromium.org\/developers\/design-documents\/tpm-usage"},{"key":"9_CR20","unstructured":"Greene, James: Intel\u00ae smi transfer monitor (stm) user guide (2016). https:\/\/firmware.intel.com\/content\/smi-transfer-monitor-stm"},{"key":"9_CR21","unstructured":"Gruss, D., et al.: Strong and efficient cache side-channel protection using hardware transactional memory. In: USENIX Security Symposium (2017)"},{"key":"9_CR22","unstructured":"Han, S., Shin, W., Park, J.H., Kim, H.: A bad dream: subverting trusted platform module while you are sleeping. In: USENIX Security 18 (2018)"},{"key":"9_CR23","unstructured":"Intel: Rogue system register read (2018). https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/software-security-guidance\/advisory-guidance\/rogue-system-register-read.html"},{"key":"9_CR24","unstructured":"Intel: Vector Register Sampling\/CVE-2020-0548\/INTEL-SA-OO329 (2020). https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/software-security-guidance\/advisory-guidance\/vector-register-sampling.html"},{"key":"9_CR25","unstructured":"Intel Corporation: Strengthening security with intel\u00aeplatform trust technology (2014). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/enterprise-security-platform-trust-technology-white-paper.pdf"},{"key":"9_CR26","unstructured":"Intel Corporation: Intel\u00ae 64 and ia-32 architectures software developer\u2019s manual (2016). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf"},{"key":"9_CR27","unstructured":"Intel Corporation: Intel\u00ae software guard extensions (intel sgx) (2016). https:\/\/software.intel.com\/en-us\/sgx. Accessed 15 July 2019"},{"key":"9_CR28","unstructured":"Intel Corporation: Intel converged security and management engine (intel csme) (2020). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/security-advisory\/documents\/intel-csme-security-white-paper.pdf"},{"key":"9_CR29","unstructured":"Intel Corporation: Intel-sa-00219 sgx sw developer guidance (2020). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/security-advisory\/documents\/the-intel-csme-dam-vulnerability-cve-2018-3659-and-cve-2018-3643-whitepaper.pdf. Accessed 11 Dec 2021"},{"key":"9_CR30","unstructured":"Intel Corporation: The intel\u00ae converged security and management engine iommu hardware issue - cve-2019-0090 and cve-2020-0566 (2020). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/security-advisory\/documents\/cve-2019-0090-whitepaper.pdf. Accessed 11 Dec 2021"},{"key":"9_CR31","unstructured":"Intel Corporation: Intel\u00ae trusted execution technology (intel\u00ae txt) software development guide measured launch environment developer\u2019s guide (2021). http:\/\/www.intel.com\/content\/www\/us\/en\/software-developers\/intel-txt-software-development-guide.html"},{"key":"9_CR32","unstructured":"Intel Corporation: Unable to find alternatives to monotonic counter application programming interfaces (apis) in intel\u00ae software guard extensions (intel\u00ae sgx) for linux* to prevent sealing rollback attacks (2021). https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000057968\/software\/intel-security-products.html. Accessed 10 Jan 2022"},{"key":"9_CR33","unstructured":"Intel Corporation: Xucode: An innovative technology for implementing complex instruction flows (2021). https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/software-security-guidance\/secure-coding\/xucode-implementing-complex-instruction-flows.html"},{"key":"9_CR34","unstructured":"Intel Corporation: Kvm sgx (2022). https:\/\/github.com\/intel\/kvm-sgx. Accessed 01 June 2020"},{"key":"9_CR35","unstructured":"Intel Corporation: Qemu sgx (2022). https:\/\/github.com\/intel\/qemu-sgx. Accessed 01 June 2020"},{"key":"9_CR36","unstructured":"Jiang, J., Soriente, C., Karame, G.: Monitoring performance metrics is not enough to detect side-channel attacks on intel sgx. arXiv:2011.14599 (2020)"},{"key":"9_CR37","unstructured":"Kauer, B.: Oslo: improving the security of trusted computing. In: Proceedings 16th USENIX Security Symposium (SEC \u201907). USENIX Association (2007)"},{"key":"9_CR38","unstructured":"Kenjar, Z., et al.: V0LTpwn: attacking x86 processor integrity from software. In: USENIX Security Symposium (2020)"},{"key":"9_CR39","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. In: 2019 IEEE Symposium on Security and Privacy (SP) (2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"9_CR40","unstructured":"Lawson, N.: Tpm hardware attacks July 2007. https:\/\/rdist.root.org\/2007\/07\/16\/tpm-hardware-attacks\/. Accessed 06 Aug 2018"},{"key":"9_CR41","unstructured":"Lee, D., Jung, D., Fang, I.T., Tsai, C.C., Popa, R.A.: An off-chip attack on hardware enclaves via the memory bus. In: USENIX Security 20 (2020)"},{"key":"9_CR42","doi-asserted-by":"crossref","unstructured":"Lee, D., Kohlbrenner, D., Shinde, S., Asanovi\u0107, K., Song, D.: Keystone: an open framework for architecting trusted execution environments. In: Proceedings of the Fifteenth European Conference on Computer Systems (2020). https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3342195.3387532","DOI":"10.1145\/3342195.3387532"},{"key":"9_CR43","unstructured":"Lee, J., et al.: Hacking in darkness: return-oriented programming against secure enclaves. In: USENIX Security Symposium (2017)"},{"key":"9_CR44","unstructured":"Li, M., Zhang, Y., Wang, H., Li, K., Cheng, Y.: CIPHERLEAKS: breaking constant-time cryptography on AMD SEV via the ciphertext side channel. In: USENIX Security Symposium (2021)"},{"key":"9_CR45","unstructured":"M., J.: Virtualizing intel\u00ae software guard extensions with kvm and qemu (2019). https:\/\/software.intel.com\/en-us\/articles\/virtualizing-intel-software-guard-extensions-with-kvm-and-qemu. Accessed 01 June 2020"},{"key":"9_CR46","unstructured":"Matetic, S., et al.: ROTE: rollback protection for trusted execution. In: Proceedings 26th USENIX Security Symposium (SEC\u2019 17). usenix (2017)"},{"key":"9_CR47","volume-title":"Flicker: An execution infrastructure for tcb minimization","author":"JM McCune","year":"2008","unstructured":"McCune, J.M., Parno, B.J., Perrig, A., Reiter, M.K., Isozaki, H.: Flicker: An execution infrastructure for tcb minimization. SIGOPS Oper. Syst, Rev (2008)"},{"key":"9_CR48","doi-asserted-by":"crossref","unstructured":"McKeen, F., et al.: Innovative instructions and software model for isolated execution. Hasp@ isca 10(1) (2013)","DOI":"10.1145\/2487726.2488368"},{"key":"9_CR49","doi-asserted-by":"crossref","unstructured":"Michael Schwarz, D.G.: How trusted execution environments fuel research on microarchitectural attacks. In: Security & Privacy (2020)","DOI":"10.1109\/MSEC.2020.2993896"},{"key":"9_CR50","doi-asserted-by":"crossref","unstructured":"Schwarz, M., Samuel Weiser, D.G.: Practical enclave malware with intel SGX. In: DIMVA (2019)","DOI":"10.1007\/978-3-030-22038-9_9"},{"key":"9_CR51","unstructured":"Microsoft Corporation: Bitlocker (2018). https:\/\/docs.microsoft.com\/en-us\/windows\/security\/information-protection\/bitlocker\/bitlocker-overview"},{"key":"9_CR52","unstructured":"Microsoft Corporation: Meet the microsoft pluton processor - the security chip designed for the future of windows pcs (2021). https:\/\/www.microsoft.com\/security\/blog\/2020\/11\/17\/meet-the-microsoft-pluton-processor-the-security-chip-designed-for-the-future-of-windows-pcs\/"},{"key":"9_CR53","unstructured":"Moghimi, D., et al.: Medusa: microarchitectural data leakage via automated attack synthesis. In: USENIX Security Symposium (2020)"},{"key":"9_CR54","unstructured":"Moghimi, D., et al.: TPM-FAIL: TPM meets timing and lattice attacks. In: 29th USENIX Security Symposium (USENIX Security 20) (2020)"},{"key":"9_CR55","unstructured":"M\u00fcller, T., Freiling, F.C., Dewald, A.: Tresor runs encryption securely outside ram. In: USENIX Security Symposium (2011)"},{"key":"9_CR56","doi-asserted-by":"crossref","unstructured":"Murdock, K., et al.: Plundervolt: software-based fault injection attacks against Intel SGX. In: S &P (2020)","DOI":"10.1109\/SP40000.2020.00057"},{"key":"9_CR57","unstructured":"Oleksenko, O., Trach, B., Krahn, R., Silberstein, M., Fetzer, C.: Varys: protecting SGX enclaves from practical side-channel attacks. In: USENIX ATC (2018)"},{"key":"9_CR58","unstructured":"Parno, B.: Bootstrapping trust in a \u201ctrusted\u201d platform. In: Proceedings of the 3rd Conference on Hot Topics in Security. HOTSEC\u201908 (2008)"},{"key":"9_CR59","unstructured":"Perez, R., Sailer, R., van Doorn, L., et al.: vtpm: virtualizing the trusted platform module. In: USENIX Security 06, pp. 305\u2013320 (2006)"},{"key":"9_CR60","unstructured":"Phoronix: Intel MPX Support Is Dead With Linux 5.6 (2020). https:\/\/www.phoronix.com\/scan.php?page=news_item &px=Intel-MPX-Is-Dead"},{"key":"9_CR61","doi-asserted-by":"crossref","unstructured":"Qiu, P., Wang, D., Lyu, Y., Qu, G.: Voltjockey: breaching trustzone by software-controlled voltage manipulation over multi-core frequencies. In: Proceedings of the 2019 ACM CCS 2019 (2019)","DOI":"10.1145\/3319535.3354201"},{"key":"9_CR62","doi-asserted-by":"crossref","unstructured":"Ragab, H., et al.: CrossTalk: speculative data leaks across cores are real. In: S &P (2021)","DOI":"10.1109\/SP40001.2021.00020"},{"key":"9_CR63","doi-asserted-by":"crossref","unstructured":"van Schaik, S., et al.: RIDL: Rogue in-flight data load. In: S &P, May 2019","DOI":"10.1109\/SP.2019.00087"},{"key":"9_CR64","doi-asserted-by":"crossref","unstructured":"Schwarz, M., et al.: ZombieLoad: cross-privilege-boundary data sampling. In: CCS (2019)","DOI":"10.1145\/3319535.3354252"},{"key":"9_CR65","doi-asserted-by":"crossref","unstructured":"Shih, M.W., Lee, S., Kim, T., Peinado, M.: T-SGX: eradicating controlled-channel attacks against enclave programs. In: NDSS (2017)","DOI":"10.14722\/ndss.2017.23193"},{"key":"9_CR66","unstructured":"Johnson, S., Scarlata, V., Rozas, C., Brickell, E., Mckeen, F.: Intel software guard extensions: epid provisioning and attestation services (2016). https:\/\/software.intel.com\/sites\/default\/files\/managed\/57\/0e\/ww10-2016-sgx-provisioning-and-attestation-final.pdf"},{"key":"9_CR67","unstructured":"Stecklina, J., Prescher, T.: LazyFP: leaking FPU register state using microarchitectural side-channels (2018). arXiv:1806.07480"},{"key":"9_CR68","unstructured":"Trusted Computing Group: Tpm 2.0 library specification (2016). https:\/\/trustedcomputinggroup.org\/resource\/tpm-library-specification\/"},{"key":"9_CR69","unstructured":"Van Bulck, J.: Microarchitectural Side-Channel Attacks for Privileged Software Adversaries. Ph.D. thesis, KU Leuven (2020)"},{"key":"9_CR70","doi-asserted-by":"crossref","unstructured":"Van Bulck, J., Piessens, F., Strackx, R.: Sgx-step: a practical attack framework for precise enclave execution control. In: SysTEX\u201917 (2017)","DOI":"10.1145\/3152701.3152706"},{"key":"9_CR71","doi-asserted-by":"crossref","unstructured":"Van Bulck, J., et al.: A tale of two worlds: assessing the vulnerability of enclave shielding runtimes. In: CCS (2019)","DOI":"10.1145\/3319535.3363206"},{"key":"9_CR72","doi-asserted-by":"crossref","unstructured":"Van Bulck, J., et al.: LVI: hijacking transient execution through microarchitectural load value injection. In: S &P (2020)","DOI":"10.1109\/SP40000.2020.00089"},{"key":"9_CR73","doi-asserted-by":"crossref","unstructured":"Wampler, J., Martiny, I., Wustrow, E.: Exspectre: hiding malware in speculative execution. In: NDSS (2019)","DOI":"10.14722\/ndss.2019.23409"},{"key":"9_CR74","doi-asserted-by":"crossref","unstructured":"Weichbrodt, N., Kurmus, A., Pietzuch, P., Kapitza, R.: AsyncShock: exploiting synchronisation bugs in intel SGX enclaves. In: ESORICS (2016)","DOI":"10.1007\/978-3-319-45744-4_22"},{"key":"9_CR75","doi-asserted-by":"crossref","unstructured":"Xu, Y., Cui, W., Peinado, M.: Controlled-channel attacks: deterministic side channels for untrusted operating systems. In: ssp15. IEEE Computer Society (2015)","DOI":"10.1109\/SP.2015.45"},{"key":"9_CR76","doi-asserted-by":"crossref","unstructured":"Zhang, F., Zhang, H.: Sok: a study of using hardware-assisted isolated execution environments for security. In: Proceedings of the Hardware and Architectural Support for Security and Privacy 2016, HASP 2016 (2016)","DOI":"10.1145\/2948618.2948621"},{"key":"9_CR77","doi-asserted-by":"crossref","unstructured":"Zhang, T., Koltermann, K., Evtyushkin, D.: Exploring branch predictors for constructing transient execution trojans. In: ASPLOS (2020)","DOI":"10.1145\/3373376.3378526"}],"container-title":["Lecture Notes in Computer Science","Financial Cryptography and Data Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-47754-6_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,27]],"date-time":"2023-12-27T01:11:24Z","timestamp":1703639484000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-47754-6_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,1]]},"ISBN":["9783031477539","9783031477546"],"references-count":77,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-47754-6_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023,12,1]]},"assertion":[{"value":"1 December 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"FC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Financial Cryptography and Data Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Bol, Bra\u010d","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Croatia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 May 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 May 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"fc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/fc23.ifca.ai\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"HotCRP","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"182","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"21% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"For the workshops 7 full papers have been accepted from 18 submissions.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}