{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T22:49:51Z","timestamp":1743115791528,"version":"3.40.3"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031481208"},{"type":"electronic","value":"9783031481215"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-48121-5_5","type":"book-chapter","created":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T08:02:49Z","timestamp":1705046569000},"page":"36-41","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Universal Hardware Emulator for Verification IPs on FPGA: A Novel and Low-Cost Approach"],"prefix":"10.1007","author":[{"given":"Saeid","family":"Jamili","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Mastrandrea","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdallah","family":"Cheikh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcello","family":"Barbirotta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Menichelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Angioli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,1,13]]},"reference":[{"key":"5_CR1","first-page":"1","volume":"2017","author":"S Vasudevan","year":"2017","unstructured":"Vasudevan S (2017) Still a fight to get it right: verification in the era of machine learning. IEEE Int Conf Rebooting Comput (ICRC) 2017:1\u20138","journal-title":"IEEE Int Conf Rebooting Comput (ICRC)"},{"key":"5_CR2","unstructured":"Siemens (2022) Part 3: The 2022 wilson research group functional verification study [Online]. Available: https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2022\/10\/30\/part-3-the-2022-wilson-research-group-functional-verification-study\/"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Akram A, Sawalha L (2019) A survey of computer architecture simulation techniques and tools. IEEE Access 7:78120\u201378145","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"5_CR4","unstructured":"Scheffer L, Lavagno L, Martin G (2006) EDA for IC system design, verification, and testing (Electronic Design Automation for Integrated Circuits Handbook). CRC Press, Inc."},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Mehta AB (2018) ASIC\/SoC functional design verification. Springer, Berlin","DOI":"10.1007\/978-3-319-59418-7"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Shi K et al (2023) ENCORE: efficient architecture verification framework with FPGA acceleration. In: Proceedings of the 2023 ACM\/SIGDA international symposium on field programmable gate arrays (FPGA 2023). ACM, Monterey, CA, USA, pp 209\u2013219","DOI":"10.1145\/3543622.3573187"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Lagos-Benites J et al (2011) An FPGA-emulation-based platform for characterization of digital baseband communication systems. IEEE Int Symp Defect Fault Toler VLSI Nanotechnol Syst 391\u2013398","DOI":"10.1109\/DFT.2011.1"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Tomas BJ, Jiang Y, Yang M (2014) SoC scan-chain verification utilizing FPGA-based emulation platform and SCE-MI interface. In: 2014 27th IEEE international system-on-chip conference (SOCC), pp 398\u2013403","DOI":"10.1109\/SOCC.2014.6948962"},{"key":"5_CR9","unstructured":"Goss C (2011) Improving verification productivity with the dynamic load and reseed methodology. Cadence Des Syst"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Minervini F et al (2023) An area-efficient RISC-V decoupled vector coprocessor for high performance computing applications. ACM Trans Arch Code Optim 20(2):1\u201325","DOI":"10.1145\/3575861"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Jamili S et al (2022) Implementation of dynamic acceleration unit exchange on a RISC-V soft-processor. In: International conference on applications in electronics pervading industry, environment and society. Springer, Berlin, pp 300\u2013306","DOI":"10.1007\/978-3-031-30333-3_40"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-48121-5_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T08:03:50Z","timestamp":1705046630000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-48121-5_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031481208","9783031481215"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-48121-5_5","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"13 January 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ApplePies","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Applications in Electronics Pervading Industry, Environment and Society","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Genoa","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 September 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"applepies2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/applepies.eu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}