{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T04:28:23Z","timestamp":1744172903955,"version":"3.40.3"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031491863"},{"type":"electronic","value":"9783031491870"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-49187-0_15","type":"book-chapter","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T12:02:36Z","timestamp":1701345756000},"page":"288-306","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Protecting Private Keys of\u00a0Dilithium Using Hardware Transactional Memory"],"prefix":"10.1007","author":[{"given":"Lingjia","family":"Meng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fangyu","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziqiang","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingyu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dingfeng","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingqiang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,12,1]]},"reference":[{"issue":"4","key":"15_CR1","doi-asserted-by":"publisher","first-page":"58","DOI":"10.46586\/tches.v2023.i4.58-79","volume":"2023","author":"M Azouaoui","year":"2023","unstructured":"Azouaoui, M., et al.: Protecting Dilithium against leakage: revisited sensitivity analysis and improved implementations. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2023(4), 58\u201379 (2023)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"15_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1007\/978-3-319-04852-9_2","volume-title":"Topics in Cryptology \u2013 CT-RSA 2014","author":"S Bai","year":"2014","unstructured":"Bai, S., Galbraith, S.D.: An improved compression technique for signatures based on learning with errors. In: Benaloh, J. (ed.) CT-RSA 2014. LNCS, vol. 8366, pp. 28\u201347. Springer, Cham (2014). https:\/\/doi.org\/10.1007\/978-3-319-04852-9_2"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Berzati, A., Viera, A.C., Chartouni, M., Madec, S., Vergnaud, D., Vigilant, D.: A practical template attack on CRYSTALS-Dilithium. Cryptology ePrint Archive (2023)","DOI":"10.46586\/tches.v2023.i4.188-210"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Chen, S., et al.: Leveraging hardware transactional memory for cache side-channel defenses. In: Proceedings of the 2018 on Asia Conference on Computer and Communications Security, pp. 601\u2013608 (2018)","DOI":"10.1145\/3196494.3196501"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum, D.: Early experience with a commercial hardware transactional memory implementation. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 157\u2013168 (2009)","DOI":"10.1145\/1508244.1508263"},{"issue":"1","key":"15_CR6","doi-asserted-by":"publisher","first-page":"238","DOI":"10.46586\/tches.v2018.i1.238-268","volume":"2018","author":"L Ducas","year":"2018","unstructured":"Ducas, L., et al.: CRYSTALS-Dilithium: a lattice-based digital signature scheme. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2018(1), 238\u2013268 (2018)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Durumeric, Z., et al.: The matter of heartbleed. In: Proceedings of the 2014 Conference on Internet Measurement Conference, pp. 475\u2013488 (2014)","DOI":"10.1145\/2663716.2663755"},{"key":"15_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3604805","volume":"22","author":"Y Fu","year":"2023","unstructured":"Fu, Y., et al.: RegKey: a register-based implementation of ECC signature algorithms against one-shot memory disclosure. ACM Trans. Embed. Comput. Syst. 22, 1\u201322 (2023)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"15_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1007\/978-3-030-86890-1_17","volume-title":"Information and Communications Security","author":"Yu Fu","year":"2021","unstructured":"Fu, Yu., Wang, W., Meng, L., Wang, Q., Zhao, Y., Lin, J.: VIRSA: vectorized in-register RSA computation with memory disclosure resistance. In: Gao, D., Li, Q., Guan, X., Liao, X. (eds.) ICICS 2021. LNCS, vol. 12918, pp. 293\u2013309. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-86890-1_17"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Garmany, B., M\u00fcller, T.: PRIME: private RSA infrastructure for memory-less encryption. In: Proceedings of the 29th Annual Computer Security Applications Conference, pp. 149\u2013158 (2013)","DOI":"10.1145\/2523649.2523656"},{"key":"15_CR11","unstructured":"Gruss, D., Lettner, J., Schuster, F., Ohrimenko, O., Haller, I., Costa, M.: Strong and efficient cache side-channel protection using hardware transactional memory. In: 26th USENIX Security Symposium (USENIX Security 17), pp. 217\u2013233 (2017)"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Guan, L., Lin, J., Luo, B., Jing, J.: Copker: computing with private keys without ram. In: NDSS, pp. 23\u201326 (2014)","DOI":"10.14722\/ndss.2014.23125"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Guan, L., Lin, J., Luo, B., Jing, J., Wang, J.: Protecting private keys against memory disclosure attacks using hardware transactional memory. In: 2015 IEEE Symposium on Security and Privacy, pp. 3\u201319. IEEE (2015)","DOI":"10.1109\/SP.2015.8"},{"issue":"5","key":"15_CR14","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1145\/1506409.1506429","volume":"52","author":"JA Halderman","year":"2009","unstructured":"Halderman, J.A., et al.: Lest we remember: cold-boot attacks on encryption keys. Commun. ACM 52(5), 91\u201398 (2009)","journal-title":"Commun. ACM"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture, pp. 289\u2013300 (1993)","DOI":"10.1145\/165123.165164"},{"key":"15_CR16","unstructured":"Intel: Intel architecture instruction set extensions programming reference. Intel Corp., Mountain View, CA, USA, Technical Report (2016)"},{"issue":"3","key":"15_CR17","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1007\/s10623-014-9938-4","volume":"75","author":"A Langlois","year":"2015","unstructured":"Langlois, A., Stehl\u00e9, D.: Worst-case to average-case reductions for module lattices. Des. Codes Crypt. 75(3), 565\u2013599 (2015)","journal-title":"Des. Codes Crypt."},{"issue":"3","key":"15_CR18","doi-asserted-by":"publisher","first-page":"1196","DOI":"10.1109\/TDSC.2019.2897666","volume":"18","author":"C Li","year":"2019","unstructured":"Li, C., et al.: Mimosa: protecting private keys against memory disclosure attacks using hardware transactional memory. IEEE Trans. Depend. Secure Comput. 18(3), 1196\u20131213 (2019)","journal-title":"IEEE Trans. Depend. Secure Comput."},{"key":"15_CR19","doi-asserted-by":"crossref","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: 2015 IEEE Symposium on Security and Privacy, pp. 605\u2013622. IEEE (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"15_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1007\/978-3-642-10366-7_35","volume-title":"Advances in Cryptology \u2013 ASIACRYPT 2009","author":"V Lyubashevsky","year":"2009","unstructured":"Lyubashevsky, V.: Fiat-Shamir with aborts: applications to lattice and factoring-based signatures. In: Matsui, M. (ed.) ASIACRYPT 2009. LNCS, vol. 5912, pp. 598\u2013616. Springer, Heidelberg (2009). https:\/\/doi.org\/10.1007\/978-3-642-10366-7_35"},{"key":"15_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"738","DOI":"10.1007\/978-3-642-29011-4_43","volume-title":"Advances in Cryptology \u2013 EUROCRYPT 2012","author":"V Lyubashevsky","year":"2012","unstructured":"Lyubashevsky, V.: Lattice signatures without trapdoors. In: Pointcheval, D., Johansson, T. (eds.) EUROCRYPT 2012. LNCS, vol. 7237, pp. 738\u2013755. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-3-642-29011-4_43"},{"key":"15_CR22","unstructured":"Marzougui, S., Ulitzsch, V., Tibouchi, M., Seifert, J.P.: Profiling side-channel attacks on Dilithium: a small bit-fiddling leak breaks it all. Cryptology ePrint Archive (2022)"},{"key":"15_CR23","unstructured":"M\u00fcller, T., Freiling, F.C., Dewald, A.: TRESOR runs encryption securely outside RAM. In: 20th USENIX Security Symposium (USENIX Security 11) (2011)"},{"key":"15_CR24","unstructured":"NIST: PQC standardization process: Announcing four candidates to be standardized, plus fourth round candidates. https:\/\/www.nist.gov\/news-events\/news\/2022\/07\/pqc-standardization-process-announcing-four-candidates-be-standardized-plus"},{"key":"15_CR25","doi-asserted-by":"crossref","unstructured":"Poddebniak, D., Somorovsky, J., Schinzel, S., Lochter, M., R\u00f6sler, P.: Attacking deterministic signature schemes using fault attacks. In: 2018 IEEE European Symposium on Security and Privacy (EuroS &P), pp. 338\u2013352. IEEE (2018)","DOI":"10.1109\/EuroSP.2018.00031"},{"key":"15_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-319-76953-0_1","volume-title":"Topics in Cryptology \u2013 CT-RSA 2018","author":"N Samwel","year":"2018","unstructured":"Samwel, N., Batina, L., Bertoni, G., Daemen, J., Susella, R.: Breaking Ed25519 in WolfSSL. In: Smart, N.P. (ed.) CT-RSA 2018. LNCS, vol. 10808, pp. 1\u201320. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-76953-0_1"},{"key":"15_CR27","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: 23rd USENIX security symposium (USENIX Security 14), pp. 719\u2013732 (2014)"},{"key":"15_CR28","doi-asserted-by":"crossref","unstructured":"Zhang, R., Bond, M.D., Zhang, Y.: Cape: compiler-aided program transformation for htm-based cache side-channel defense. In: Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction, pp. 181\u2013193 (2022)","DOI":"10.1145\/3497776.3517778"},{"key":"15_CR29","series-title":"IFIP Advances in Information and Communication Technology","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1007\/978-3-319-33630-5_20","volume-title":"ICT Systems Security and Privacy Protection","author":"Y Zhao","year":"2016","unstructured":"Zhao, Y., Lin, J., Pan, W., Xue, C., Zheng, F., Ma, Z.: RegRSA: using registers as buffers to resist memory disclosure attacks. In: Hoepman, J.-H., Katzenbeisser, S. (eds.) SEC 2016. IAICT, vol. 471, pp. 293\u2013307. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-33630-5_20"}],"container-title":["Lecture Notes in Computer Science","Information Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-49187-0_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T21:35:22Z","timestamp":1744148122000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-49187-0_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031491863","9783031491870"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-49187-0_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"1 December 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Information Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Groningen","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"The Netherlands","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 November 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 November 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"isw2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/isc23.cs.rug.nl\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}