{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:28Z","timestamp":1772725588719,"version":"3.50.1"},"publisher-location":"Cham","reference-count":66,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031514784","type":"print"},{"value":"9783031514791","type":"electronic"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-51479-1_2","type":"book-chapter","created":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T07:02:33Z","timestamp":1704956553000},"page":"22-42","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Indirect Meltdown: Building Novel Side-Channel Attacks from\u00a0Transient-Execution Attacks"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Weber","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Thomas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Gerlach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruiyi","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Schwarz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,1,12]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Abel, A., Reineke, J.: uops.info: characterizing latency, throughput, and port usage of instructions on intel microarchitectures. In: ASPLOS (2019)","DOI":"10.1145\/3297858.3304062"},{"key":"2_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"256","DOI":"10.1007\/978-3-540-79263-5_16","volume-title":"Topics in Cryptology \u2013 CT-RSA 2008","author":"O Ac\u0131i\u00e7mez","year":"2008","unstructured":"Ac\u0131i\u00e7mez, O., Schindler, W.: A vulnerability in RSA implementations due to instruction cache analysis and its demonstration on OpenSSL. In: Malkin, T. (ed.) CT-RSA 2008. LNCS, vol. 4964, pp. 256\u2013273. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-79263-5_16"},{"key":"2_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1007\/11967668_15","volume-title":"Topics in Cryptology \u2013 CT-RSA 2007","author":"O Ac\u0131i\u00e7mez","year":"2006","unstructured":"Ac\u0131i\u00e7mez, O., Ko\u00e7, \u00c7.K., Seifert, J.-P.: Predicting secret keys via branch prediction. In: Abe, M. (ed.) CT-RSA 2007. LNCS, vol. 4377, pp. 225\u2013242. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11967668_15"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Bhattacharya, S., Mukhopadhyay, D.: Who watches the watchmen?: utilizing performance monitors for compromising keys of RSA on intel platforms. Cryptology ePrint Archive, Report 2015\/621 (2015)","DOI":"10.1007\/978-3-662-48324-4_13"},{"key":"2_CR5","unstructured":"Briongos, S., Malag\u00f3n, P., Moya, J.M., Eisenbarth, T.: RELOAD+REFRESH: abusing cache replacement policies to perform stealthy cache attacks. In: USENIX Security Symposium (2020)"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Canella, C., et al.: Fallout: leaking data on meltdown-resistant CPUs. In: CCS (2019)","DOI":"10.1145\/3319535.3363219"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Canella, C., Schwarz, M., Haubenwallner, M., Schwarzl, M., Gruss, D.: KASLR: break it, fix it, repeat. In: AsiaCCS (2020)","DOI":"10.1145\/3320269.3384747"},{"key":"2_CR8","unstructured":"Canella, C., et al.: A systematic evaluation of transient execution attacks and defenses. In: USENIX Security Symposium (2019). Extended classification tree and PoCs at https:\/\/transient.fail\/"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Cooper, B.F., Silberstein, A., Tam, E., Ramakrishnan, R., Sears, R.: Benchmarking cloud serving systems with YCSB. In: ACM Symposium on Cloud Computing (2010)","DOI":"10.1145\/1807128.1807152"},{"key":"2_CR10","unstructured":"Disselkoen, C., Kohlbrenner, D., Porter, L., Tullsen, D.: Prime+Abort: a timer-free high-precision L3 cache attack using Intel TSX. In: USENIX Security Symposium (2017)"},{"key":"2_CR11","unstructured":"Federal Office for Information Security. Minimum requirements of evaluating side-channel attack resistance of RSA, DSA, and Diffie-Hellman key exchange implementations (2013). https:\/\/www.bsi.bund.de\/SharedDocs\/Downloads\/DE\/BSI\/Zertifizierung\/Interpretationen\/AIS_46_BSI_guidelines_SCA_RSA_V1_0_e_pdf.pdf"},{"key":"2_CR12","unstructured":"Gleixner, T.: x86\/KPTI: kernel page table isolation (was KAISER) (2017). https:\/\/lkml.org\/lkml\/2017\/12\/4\/709"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Gras, B., Giuffrida, C., Kurth, M., Bos, H., Razavi, K.: ABSynthe: automatic blackbox side-channel synthesis on commodity microarchitectures. In: NDSS (2020)","DOI":"10.14722\/ndss.2020.23018"},{"key":"2_CR14","unstructured":"Gruss, D., Hansen, D., Gregg, B.: Kernel isolation: from an academic idea to an efficient patch for every computer. In: USENIX (2018)"},{"key":"2_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/978-3-319-62105-0_11","volume-title":"Engineering Secure Software and Systems","author":"D Gruss","year":"2017","unstructured":"Gruss, D., Lipp, M., Schwarz, M., Fellner, R., Maurice, C., Mangard, S.: KASLR is dead: long live KASLR. In: Bodden, E., Payer, M., Athanasopoulos, E. (eds.) ESSoS 2017. LNCS, vol. 10379, pp. 161\u2013176. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-62105-0_11"},{"key":"2_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1007\/978-3-319-40667-1_14","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"D Gruss","year":"2016","unstructured":"Gruss, D., Maurice, C., Wagner, K., Mangard, S.: Flush+flush: a fast and stealthy cache attack. In: Caballero, J., Zurutuza, U., Rodr\u00edguez, R.J. (eds.) DIMVA 2016. LNCS, vol. 9721, pp. 279\u2013299. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-40667-1_14"},{"key":"2_CR17","unstructured":"Gruss, D., Spreitzer, R., Mangard, S.: Cache template attacks: automating attacks on inclusive last-level caches. In: USENIX Security Symposium (2015)"},{"key":"2_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1007\/978-3-319-66399-9_5","volume-title":"Computer Security \u2013 ESORICS 2017","author":"B Gulmezoglu","year":"2017","unstructured":"Gulmezoglu, B., Zankl, A., Eisenbarth, T., Sunar, B.: PerfWeb: how to violate web privacy with hardware performance events. In: Foley, S.N., Gollmann, D., Snekkenes, E. (eds.) ESORICS 2017. LNCS, vol. 10493, pp. 80\u201397. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-66399-9_5"},{"key":"2_CR19","unstructured":"Intel. Intel\u00ae64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 1: Basic Architecture, vol. 253665 (2016)"},{"key":"2_CR20","unstructured":"Intel. Intel\u00ae64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 3 (3A, 3B & 3C): System Programming Guide (2019)"},{"key":"2_CR21","unstructured":"Intel. Intel-SA-00233 Microarchitectural Data Sampling Advisory (2019). https:\/\/www.intel.com\/content\/www\/us\/en\/security-center\/advisory\/intel-sa-00233.html"},{"key":"2_CR22","unstructured":"Intel. Affected Processors: Transient Execution Attacks (2023). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/topic-technology\/software-security-guidance\/processors-affected-consolidated-product-cpu-model.html"},{"key":"2_CR23","unstructured":"Intel Corporation. Guidelines for Mitigating Timing Side Channels Against Cryptographic Implementations (2020). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/secure-coding\/mitigate-timing-side-channel-crypto-implementation.html"},{"key":"2_CR24","unstructured":"Intel Corporation. Refined Speculative Execution Terminology (2020). https:\/\/software.intel.com\/security-software-guidance\/insights\/refined-speculative-execution-terminology"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Jana, S., Shmatikov, V.: Memento: learning secrets from process footprints. In: S &P 2012 (2012)","DOI":"10.1109\/SP.2012.19"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. In: S &P (2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"2_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology \u2014 CRYPTO \u201996","author":"PC Kocher","year":"1996","unstructured":"Kocher, P.C.: Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol. 1109, pp. 104\u2013113. Springer, Heidelberg (1996). https:\/\/doi.org\/10.1007\/3-540-68697-5_9"},{"key":"2_CR28","unstructured":"Koruyeh, E.M., Khasawneh, K., Song, C., Abu-Ghazaleh, N.: Spectre returns! Speculation attacks using the return stack buffer. In: WOOT (2018)"},{"key":"2_CR29","doi-asserted-by":"crossref","unstructured":"Lee, S., Kim, Y., Kim, J., Kim, J.: Stealing webpages rendered on your browser by exploiting GPU vulnerabilities. In: S &P (2014)","DOI":"10.1109\/SP.2014.9"},{"key":"2_CR30","unstructured":"Leverich, J.: Mutilate: high-performance memcached load generator (2014). https:\/\/github.com\/leverich\/mutilate"},{"key":"2_CR31","unstructured":"Linux. Complete virtual memory map with 4-level page tables (2019). https:\/\/www.kernel.org\/doc\/Documentation\/x86\/x86_64\/mm.txt"},{"key":"2_CR32","unstructured":"Lipp, M., Gruss, D., Schwarz, M.: AMD prefetch attacks through power and time. In: USENIX Security (2022)"},{"key":"2_CR33","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1007\/978-3-319-66399-9_11","volume-title":"Computer Security \u2013 ESORICS 2017","author":"M Lipp","year":"2017","unstructured":"Lipp, M., Gruss, D., Schwarz, M., Bidner, D., Maurice, C., Mangard, S.: Practical keystroke timing attacks in sandboxed JavaScript. In: Foley, S.N., Gollmann, D., Snekkenes, E. (eds.) ESORICS 2017. LNCS, vol. 10493, pp. 191\u2013209. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-66399-9_11"},{"key":"2_CR34","unstructured":"Lipp, M., Gruss, D., Spreitzer, R., Maurice, C., Mangard, S.: ARMageddon: cache attacks on mobile devices. In: USENIX Security Symposium (2016)"},{"key":"2_CR35","unstructured":"Lipp, M., et al.: Meltdown: reading kernel memory from user space. In: USENIX Security Symposium (2018)"},{"key":"2_CR36","doi-asserted-by":"crossref","unstructured":"Maisuradze, G., Rossow, C.: ret2spec: speculative execution using return stack buffers. In: CCS (2018)","DOI":"10.1145\/3243734.3243761"},{"key":"2_CR37","unstructured":"Moghimi, D., Lipp, M., Sunar, B., Schwarz, M.: Medusa: microarchitectural data leakage via automated attack synthesis. In: USENIX Security Symposium (2020)"},{"key":"2_CR38","doi-asserted-by":"crossref","unstructured":"Monaco, J.: SoK: keylogging side channels. In: S &P (2018)","DOI":"10.1109\/SP.2018.00026"},{"key":"2_CR39","doi-asserted-by":"crossref","unstructured":"Oren, Y., Kemerlis, V.P., Sethumadhavan, S., Keromytis, A.D.: The spy in the sandbox: practical cache attacks in javascript and their implications. In: CCS (2015)","DOI":"10.1145\/2810103.2813708"},{"key":"2_CR40","unstructured":"Percival, C.: Cache missing for fun and profit. In: BSDCan (2005)"},{"key":"2_CR41","unstructured":"Pessl, P., Gruss, D., Maurice, C., Schwarz, M., Mangard, S.: DRAMA: exploiting DRAM addressing for cross-CPU attacks. In: USENIX Security Symposium (2016)"},{"issue":"6","key":"2_CR42","doi-asserted-by":"publisher","first-page":"1898","DOI":"10.3758\/s13423-016-1044-3","volume":"23","author":"S Pinet","year":"2016","unstructured":"Pinet, S., Ziegler, J.C., Alario, F.-X.: Typing is writing: linguistic properties modulate typing execution. Psychon. Bull. Rev. 23(6), 1898\u20131906 (2016)","journal-title":"Psychon. Bull. Rev."},{"key":"2_CR43","doi-asserted-by":"crossref","unstructured":"Purnal, A., Turan, F., Verbauwhede, I.: Prime+scope: overcoming the observer effect for high-precision cache contention attacks. In: CCS (2021)","DOI":"10.1145\/3460120.3484816"},{"key":"2_CR44","unstructured":"Ragab, H., Barberis, E., Bos, H., Giuffrida, C.: Rage against the machine clear: a systematic analysis of machine clears and their implications for transient execution attacks. In: USENIX Security (2021)"},{"key":"2_CR45","doi-asserted-by":"crossref","unstructured":"Ragab, H., Milburn, A., Razavi, K., Bos, H., Giuffrida, C.: CrossTalk: speculative data leaks across cores are real. In: S &P (2021)","DOI":"10.1109\/SP40001.2021.00020"},{"key":"2_CR46","unstructured":"Schwarz, M., Canella, C., Giner, L., Gruss, D.: Store-to-leak forwarding: leaking data on meltdown-resistant CPUs. arXiv:1905.05725 (2019)"},{"key":"2_CR47","unstructured":"Schwarz, M., Lipp, M., Canella, C.: misc0110\/PTEditor: a small library to modify all page-table levels of all processes from user space for x86_64 and ARMv8 (2018). https:\/\/github.com\/misc0110\/PTEditor"},{"key":"2_CR48","doi-asserted-by":"crossref","unstructured":"Schwarz, M., et al.: KeyDrown: eliminating software-based keystroke timing side-channel attacks. In: NDSS (2018)","DOI":"10.14722\/ndss.2018.23027"},{"key":"2_CR49","doi-asserted-by":"crossref","unstructured":"Schwarz, M., et al.: ZombieLoad: cross-privilege-boundary data sampling. In: CCS (2019)","DOI":"10.1145\/3319535.3354252"},{"key":"2_CR50","doi-asserted-by":"crossref","unstructured":"Schwarzl, M., Schuster, T., Schwarz, M., Gruss, D.: Speculative dereferencing of registers: reviving foreshadow. In: FC (2021)","DOI":"10.1007\/978-3-662-64322-8_15"},{"key":"2_CR51","unstructured":"Song, D.X., Wagner, D., Tian, X.: Timing analysis of keystrokes and timing attacks on SSH. In: USENIX Security Symposium (2001)"},{"key":"2_CR52","doi-asserted-by":"crossref","unstructured":"Spreitzer, R., Griesmayr, S., Korak, T., Mangard, S.: Exploiting data-usage statistics for website fingerprinting attacks on android. In: WiSec (2016)","DOI":"10.1145\/2939918.2939922"},{"issue":"1","key":"2_CR53","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/s00145-009-9049-y","volume":"23","author":"E Tromer","year":"2010","unstructured":"Tromer, E., Osvik, D.A., Shamir, A.: Efficient cache attacks on AES, and countermeasures. J. Cryptol. 23(1), 37\u201371 (2010)","journal-title":"J. Cryptol."},{"key":"2_CR54","unstructured":"Van Bulck, J.,et al.: Foreshadow: extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In: USENIX Security Symposium (2018)"},{"key":"2_CR55","doi-asserted-by":"crossref","unstructured":"Van Bulck, J., et al.: LVI: hijacking transient execution through microarchitectural load value injection. In: S &P (2020)","DOI":"10.1109\/SP40000.2020.00089"},{"key":"2_CR56","doi-asserted-by":"crossref","unstructured":"Van Bulck, J., Piessens, F., Strackx, R.: Nemesis: studying microarchitectural timing leaks in rudimentary CPU interrupt logic. In: CCS (2018)","DOI":"10.1145\/3243734.3243822"},{"key":"2_CR57","doi-asserted-by":"crossref","unstructured":"van Schaik, S., et al.: RIDL: rogue in-flight data load. In: S &P (2019)","DOI":"10.1109\/SP.2019.00087"},{"key":"2_CR58","unstructured":"Vila, P., K\u00f6pf, B.: Loophole: timing attacks on shared event loops in chrome. In: USENIX Security Symposium (2017)"},{"key":"2_CR59","doi-asserted-by":"crossref","unstructured":"Wang, H., Lai, T.T.-T., Roy Choudhury, R.: MoLe: motion leaks through smartwatch sensors. In: Proceedings of the International Conference on Mobile Computing and Networking (2015)","DOI":"10.1145\/2789168.2790121"},{"key":"2_CR60","doi-asserted-by":"crossref","unstructured":"Wang, Y., Paccagnella, R., He, E., Shacham, H., Fletcher, C.W., Kohlbrenner, D.: Hertzbleed: turning power side-channel attacks into remote timing attacks on x86. In: USENIX Security Symposium (2022)","DOI":"10.1109\/MM.2023.3274619"},{"key":"2_CR61","unstructured":"Weber, D., Ibrahim, A., Nemati, H., Schwarz, M., Rossow, C.: Osiris: automated discovery of microarchitectural side channels. In: USENIX Security (2021)"},{"key":"2_CR62","doi-asserted-by":"crossref","unstructured":"Xiao, Y., Zhang, Y., Teodorescu, R.: SPEECHMINER: a framework for investigating and measuring speculative execution vulnerabilities. In: NDSS (2020)","DOI":"10.14722\/ndss.2020.23105"},{"key":"2_CR63","doi-asserted-by":"crossref","unstructured":"Yan, L., Guo, Y., Chen, X., Mei, H.: A study on power side channels on mobile devices. In: Symposium on Internetware (2015)","DOI":"10.1145\/2875913.2875934"},{"key":"2_CR64","unstructured":"Yarom, Y., Falkner, K.: Flush+Reload: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security Symposium (2014)"},{"key":"2_CR65","unstructured":"Zhang, K., Wang, X.: Peeping Tom in the neighborhood: keystroke eavesdropping on multi-user systems. In: USENIX Security Symposium (2009)"},{"key":"2_CR66","unstructured":"Zhang, R., Kim, T., Weber, D., Schwarz, M.: (M)WAIT for it: bridging the gap between microarchitectural and architectural side channels. In: USENIX Security (2023)"}],"container-title":["Lecture Notes in Computer Science","Computer Security \u2013 ESORICS 2023"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-51479-1_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T07:03:14Z","timestamp":1704956594000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-51479-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031514784","9783031514791"],"references-count":66,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-51479-1_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"12 January 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ESORICS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Symposium on Research in Computer Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"The Hague","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"The Netherlands","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 September 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 September 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"esorics2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/esorics2023.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"478","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"93","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"19% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3-4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"10","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}