{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:28:24Z","timestamp":1743046104484,"version":"3.40.3"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031514784"},{"type":"electronic","value":"9783031514791"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-51479-1_7","type":"book-chapter","created":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T07:02:33Z","timestamp":1704956553000},"page":"120-140","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["MARF: A Memory-Aware CLFLUSH-Based Intra- and Inter-CPU Side-Channel Attack"],"prefix":"10.1007","author":[{"given":"Sowoong","family":"Kim","sequence":"first","affiliation":[]},{"given":"Myeonggyun","family":"Han","sequence":"additional","affiliation":[]},{"given":"Woongki","family":"Baek","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,1,12]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Bosman, E., et al.: Dedup Est machina: memory deduplication as an advanced exploitation vector. In: IEEE Symposium on Security and Privacy (SP) (2016)","DOI":"10.1109\/SP.2016.63"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Briongos, S., et al.: CacheShield: Detecting cache attacks through self-observation. In: Proceedings of the Eighth ACM Conference on Data and Application Security and Privacy (2018)","DOI":"10.1145\/3176258.3176320"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Chen, S., Delimitrou, C., Mart\u00ednez, J.F.: PARTIES: QoS- aware resource partitioning for multiple interactive services. In: Proceedings of the Twenty- Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (2019)","DOI":"10.1145\/3297858.3304005"},{"key":"7_CR4","unstructured":"DDR4 SDRAM STANDARD"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Demme, J., et al.: On the feasibility of online malware detection with performance counters. In: Proceedings of the 40th Annual International Symposium on Computer Architecture (2013)","DOI":"10.1145\/2485922.2485970"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Didier, G., Maurice, C.: Calibration done right: noiseless flush+flush attacks. In: Detection of Intrusions and Malware, and Vulnerability Assessment: 18th International Conference, DIMVA 2021, Proceedings (2021)","DOI":"10.1007\/978-3-030-80825-9_14"},{"key":"7_CR7","unstructured":"Disselkoen, C., et al.: Prime+abort: a timer-free high-precision L3 cache attack using Intel TSX. In: 26th USENIX Security Symposium (2017)"},{"key":"7_CR8","unstructured":"Easdon, C., et al.: Rapid prototyping for microarchitectural attacks. In: 31st USENIX Security Symposium (2022)"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Evtyushkin, D., Ponomarev, D., Abu-Ghazaleh, N.: Jump over ASLR: attacking branch predictors to bypass ASLR. In: International Symposium on Microarchitecture (MICRO) (2016)","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"7_CR10","unstructured":"GDK-3.0. https:\/\/docs.gtk.org\/gdk3\/"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Gordon, D.M.: A survey of fast exponentiation methods. J. Algorithms (1998)","DOI":"10.1006\/jagm.1997.0913"},{"key":"7_CR12","unstructured":"Gras, B., et al.: Translation leak-aside buffer: defeating cache side-channel protections with TLB attacks. In: 27th USENIX Security Symposium (2018)"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Gruss, D., et al.: Flush+Flush: a fast and stealthy cache attack. In: Proceedings of the 13th International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment - Volume 9721 (2016)","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"7_CR14","unstructured":"Gruss, D., et al.: Strong and efficient cache side-channel protection using hardware transactional memory. In: 26th USENIX Security Symposium (2017)"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Guo, Y., et al.: Adversarial prefetch: new cross-core cache side channel attacks. In: 43rd IEEE Symposium on Security and Privacy (SP) (2022)","DOI":"10.1109\/SP46214.2022.9833692"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Han, M., Baek, W.: SDRP: safe, efficient, and SLO-aware workload consolidation through secure and dynamic resource partitioning. In: IEEE Transactions on Services Computing (2022)","DOI":"10.1109\/TSC.2020.3024552"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Han, M., Yu, S., Baek, W.: Secure and dynamic core and cache partitioning for safe and efficient server consolidation. In: 2018 18th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGRID) (2018)","DOI":"10.1109\/CCGRID.2018.00046"},{"key":"7_CR18","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture, 6th edn.: A Quantitative Approach (2017)"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"Hund, R., Willems, C., Holz, T.: Practical timing side channel attacks against kernel space ASLR. In: Proceedings of the IEEE Symposium on Security and Privacy (2013)","DOI":"10.1109\/SP.2013.23"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: Cross processor cache attacks. In: Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security (2016)","DOI":"10.1145\/2897845.2897867"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Kim, S., Han, M., Baek, W.: DPrime+DAbort: a high-precision and timer- free directory-based side-channel attack in non-inclusive cache hierarchies using Intel TSX. In: 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (2022)","DOI":"10.1109\/HPCA53966.2022.00014"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Kim, W.-H., et al.: PACTree: a high performance persistent range index using PAC guidelines. In: 28th Symposium on Operating Systems Principles (2021)","DOI":"10.1145\/3477132.3483589"},{"key":"7_CR23","doi-asserted-by":"crossref","unstructured":"Liu, F., et al.: Last-level cache side-channel attacks are practical. In: 2015 IEEE Symposium on Security and Privacy (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Lo, D., et al.: Heracles: improving resource efficiency at scale. In: Proceedings of the 42Nd Annual International Symposium on Computer Architecture (2015)","DOI":"10.1145\/2749469.2749475"},{"key":"7_CR25","doi-asserted-by":"crossref","unstructured":"Loughlin, K., et al.: MOESI-prime: preventing coherence-induced hammering in commodity workloads. In: 49th International Symposium on Computer Architecture (2022)","DOI":"10.1145\/3470496.3527427"},{"key":"7_CR26","doi-asserted-by":"crossref","unstructured":"Molka, D., et al.: Cache coherence protocol and memory performance of the intel Haswell-EP architecture. In: 2015 44th International Conference on Parallel Processing (2015)","DOI":"10.1109\/ICPP.2015.83"},{"key":"7_CR27","doi-asserted-by":"crossref","unstructured":"Oliverio, M., et al.: Secure page fusion with VUsion. In: Proceedings of the 26th Symposium on Operating Systems Principles (2017)","DOI":"10.1145\/3132747.3132781"},{"key":"7_CR28","unstructured":"OpenSSL. https:\/\/www.openssl.org\/"},{"key":"7_CR29","doi-asserted-by":"crossref","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Proceedings of the RSA Conference on Topics in Cryptology (2006)","DOI":"10.1007\/11605805_1"},{"key":"7_CR30","unstructured":"Pessl, P., et al.: DRAMA: exploiting dram addressing for cross-CPU attacks. In: 25th USENIX Security Symposium (2016)"},{"key":"7_CR31","unstructured":"The GNU Privacy Guard. https:\/\/gnupg.org\/"},{"key":"7_CR32","doi-asserted-by":"crossref","unstructured":"Wang, M., et al.: DRAMDig: a knowledge-assisted tool to uncover DRAM address mapping. In: Proceedings of the Design Automation Conference (2020)","DOI":"10.1109\/DAC18072.2020.9218599"},{"key":"7_CR33","doi-asserted-by":"crossref","unstructured":"Yan, M., et al.: Attack directories, not caches: side channel attacks in a non- InclusiveWorld. In: 2019 IEEE Symposium on Security and Privacy (SP) (2019)","DOI":"10.1109\/SP.2019.00004"},{"key":"7_CR34","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: 23rd USENIX Security Symposium (2014)"},{"key":"7_CR35","unstructured":"Zhang, Z., et al.: SoftTRR: protect page tables against Rowhammer attacks using software-only target row refresh. In: USENIX Annual Technical Conference (2022)"}],"container-title":["Lecture Notes in Computer Science","Computer Security \u2013 ESORICS 2023"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-51479-1_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T07:04:37Z","timestamp":1704956677000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-51479-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031514784","9783031514791"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-51479-1_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"12 January 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ESORICS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Symposium on Research in Computer Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"The Hague","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"The Netherlands","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 September 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 September 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"esorics2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/esorics2023.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"478","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"93","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"19% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3-4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"10","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}