{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T01:51:21Z","timestamp":1783475481509,"version":"3.55.0"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031529467","type":"print"},{"value":"9783031529474","type":"electronic"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-52947-4_5","type":"book-chapter","created":{"date-parts":[[2024,1,20]],"date-time":"2024-01-20T09:02:17Z","timestamp":1705741337000},"page":"51-64","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Software Mitigation of\u00a0RISC-V Spectre Attacks"],"prefix":"10.1007","author":[{"given":"Ruxandra","family":"B\u0103lucea","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul","family":"Irofti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,1,21]]},"reference":[{"key":"5_CR1","unstructured":"Allievi, A.: Retpoline: the anti-spectre (Type 2) mitigation in windows. In: BlueHat v18 Security Conference (2018)"},{"issue":"4","key":"5_CR2","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2020.2996616","volume":"40","author":"A Amid","year":"2020","unstructured":"Amid, A., et al.: Chipyard: integrated design, simulation, and implementation framework for custom SoCs. IEEE Micro 40(4), 10\u201321 (2020)","journal-title":"IEEE Micro"},{"key":"5_CR3","unstructured":"Asanovic, K., Patterson, D.A., Celio, C.: The Berkeley out-of-order machine (boom): an industry-competitive, synthesizable, parameterized RISC-V processor. Technical report, University of California at Berkeley, Berkeley, United States (2015)"},{"key":"5_CR4","unstructured":"Barberis, E., Frigo, P., Muench, M., Bos, H., Giuffrida, C.: Branch history injection: on the effectiveness of hardware mitigations against cross-privilege spectre-v2 attacks. In: USENIX Security, vol. 11 (2022)"},{"key":"5_CR5","unstructured":"Bhattacharyya, A., S\u00e1nchez, A., Koruyeh, E.M., Abu-Ghazaleh, N., Song, C., Payer, M.: SpecROP: speculative exploitation of ROP chains. In: 23rd International Symposium on Research in Attacks, Intrusions and Defenses RAID 2020), pp. 1\u201316 (2020)"},{"key":"5_CR6","unstructured":"Canella, C., et al.: A systematic evaluation of transient execution attacks and defenses. In: 28th USENIX Security Symposium (USENIX Security 2019), pp. 249\u2013266 (2019)"},{"key":"5_CR7","unstructured":"Celio, C., Chiu, P., Nikolic, B., Patterson, D.A., Asanovic, K.: BOOMv2: an open-source out-of-order RISC-V core. In: First Workshop on Computer Architecture Research with RISC-V (CARRV) (2017)"},{"key":"5_CR8","unstructured":"Gonzalez, A., Korpan, B., Younis, E., Zhao, J.: Spectrum: classifying, replicating and mitigating spectre attacks on a speculating RISC-V microarchitecture. Technical report, University of California at Berkeley (2019)"},{"key":"5_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/978-3-319-62105-0_11","volume-title":"Engineering Secure Software and Systems","author":"D Gruss","year":"2017","unstructured":"Gruss, D., Lipp, M., Schwarz, M., Fellner, R., Maurice, C., Mangard, S.: KASLR is dead: long live KASLR. In: Bodden, E., Payer, M., Athanasopoulos, E. (eds.) ESSoS 2017. LNCS, vol. 10379, pp. 161\u2013176. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-62105-0_11"},{"key":"5_CR10","unstructured":"Gruss, D., Spreitzer, R., Mangard, S.: Cache template attacks: automating attacks on inclusive Last-Level caches. In: 24th USENIX Security Symposium (USENIX Security 2015), pp. 897\u2013912 (2015)"},{"key":"5_CR11","unstructured":"Kiriansky, V., Waldspurger, C.: Speculative buffer overflows: attacks and defenses. arXiv preprint arXiv:1807.03757 (2018)"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: Exploiting speculative execution. In: 2019 IEEE Symposium on Security and Privacy (SP) (2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"5_CR13","unstructured":"Koruyeh, E.M., Khasawneh, K.N., Song, C., Abu-Ghazaleh, N.: Spectre returns! Speculation attacks using the return stack buffer. In: 12th USENIX Workshop on Offensive Technologies WOOT 2018) (2018)"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Koruyeh, E.M., Shirazi, S.H.A., Khasawneh, K.N., Song, C., Abu-Ghazaleh, N.: SPECCFI: mitigating spectre attacks using CFI informed speculation. In: 2020 IEEE Symposium on Security and Privacy (SP), pp. 39\u201353. IEEE (2020)","DOI":"10.1109\/SP40000.2020.00033"},{"key":"5_CR15","unstructured":"Linton, M., Parseghian, P.: More details about mitigations for the CPU speculative execution issue. https:\/\/security.googleblog.com\/2018\/01\/more-details-about-mitigations-for-cpu_4.html. Accessed 28 May 2022"},{"key":"5_CR16","unstructured":"Lipp, M., et al.: Meltdown: reading kernel memory from user space. In: 27th USENIX Security Symposium (USENIX Security 2018) (2018)"},{"key":"5_CR17","unstructured":"Martinoli, V., Teglia, Y., Bouagoun, A., Leveugle, R.: CVA6\u2019s data cache: structure and behavior. arXiv preprint arXiv:2202.03749 (2022)"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Milburn, A., Sun, K., Kawakami, H.: You cannot always win the race: analyzing the LFENCE\/JMP mitigation for branch target injection. arXiv preprint arXiv:2203.04277 (2022)","DOI":"10.1109\/EuroSP57164.2023.00046"},{"key":"5_CR19","series-title":"Lecture Notes on Data Engineering and Communications Technologies","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1007\/978-981-16-8403-6_65","volume-title":"Advances in Data Computing, Communication and Security","author":"S Miles","year":"2022","unstructured":"Miles, S., McDonough, C., Michael, E.O., Shankar Kumar, V.S., Lee, J.J.: Simulating modern CPU vulnerabilities on a 5-stage MIPS pipeline using node-RED. In: Verma, P., Charan, C., Fernando, X., Ganesan, S. (eds.) Advances in Data Computing, Communication and Security. LNDECT, vol. 106, pp. 707\u2013716. Springer, Singapore (2022). https:\/\/doi.org\/10.1007\/978-981-16-8403-6_65"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"Nikolaev, R., Nadeem, H., Stone, C., Ravindran, B.: Adelie: continuous address space layout re-randomization for Linux drivers. arXiv preprint arXiv:2201.08378 (2022)","DOI":"10.1145\/3503222.3507779"},{"key":"5_CR21","unstructured":"Poimboeuf, J.: Static calls. Linux Weekly News (2018)"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Ravichandran, J., Na, W.T., Lang, J., Yan, M.: PACMAN: attacking ARM pointer authentication with speculative execution. In: Proceedings of the 49th Annual International Symposium on Computer Architecture, pp. 685\u2013698 (2022)","DOI":"10.1145\/3470496.3527429"},{"key":"5_CR23","unstructured":"Sabbagh, M., Fei, Y., Kaeli, D.: Secure speculative execution via RISC-V open hardware design. In: Fifth Workshop on Computer Architecture Research with RISC-V (2021)"},{"key":"5_CR24","unstructured":"Turner, P.: Retpoline: a software construct for preventing branch-target-injection. https:\/\/support.google.com\/faqs\/answer\/7625886. Accessed 28 May 2022"},{"key":"5_CR25","doi-asserted-by":"crossref","unstructured":"Waterman, A., Asanovi, K.: The RISC-V instruction set manual, volume I: user-level ISA. RISC-V Foundation (2014)","DOI":"10.21236\/ADA605735"},{"key":"5_CR26","unstructured":"Wieczorkiewicz, P.: The AMD branch (mis)predictor part 2: where no CPU has gone before (CVE-2021-26341). grsecurity Blog (2022)"},{"key":"5_CR27","doi-asserted-by":"crossref","unstructured":"Wistoff, N., Schneider, M., G\u00fcrkaynak, F.K., Heiser, G., Benini, L.: Systematic prevention of on-core timing channels by full temporal partitioning. arXiv preprint arXiv:2202.12029 (2022)","DOI":"10.1109\/TC.2022.3212636"},{"key":"5_CR28","unstructured":"Zhao, J., Korpan, B., Gonzalez, A., Asanovic, K.: SonicBOOM: the 3rd generation Berkeley out-of-order machine. In: Fourth Workshop on Computer Architecture Research with RISC-V, vol. 5 (2020)"}],"container-title":["Lecture Notes in Computer Science","Innovative Security Solutions for Information Technology and Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-52947-4_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,20]],"date-time":"2024-01-20T09:02:56Z","timestamp":1705741376000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-52947-4_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031529467","9783031529474"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-52947-4_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"21 January 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SecITC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Information Technology and Communications Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Bucharest","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Romania","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 November 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 November 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"itc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/secitc.eu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"57","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"25% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.21","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.57","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}