{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T12:10:38Z","timestamp":1743077438353,"version":"3.40.3"},"publisher-location":"Cham","reference-count":55,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031539596"},{"type":"electronic","value":"9783031539602"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-53960-2_22","type":"book-chapter","created":{"date-parts":[[2024,3,20]],"date-time":"2024-03-20T05:54:30Z","timestamp":1710914070000},"page":"338-354","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Seed Selector: A Tree Evaluation Mechanism to\u00a0Speed Up\u00a0Functional Coverage Collection in\u00a0Hardware Verification Environments"],"prefix":"10.1007","author":[{"given":"Adri\u00e1n Fallas","family":"Porras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ernesto Rivera","family":"Alvarado","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,3,21]]},"reference":[{"key":"22_CR1","unstructured":"IEEE Standard for Universal Verification Methodology Language Reference Manual. In: IEEE Std 1800.2-2020 (Revision of IEEE Std 1800.2-2017), pp. 1\u2013458 (2020)"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"AboelMaged, M., Mashaly, M., Abd El\u00a0Ghany, M.A.: Online constraints update using machine learning for accelerating hardware verification. In: 2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES), pp. 113\u2013116 (2021)","DOI":"10.1109\/NILES53778.2021.9600485"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Azatchi, H., Fournier, L., Ziv, A., Zohar, K.: Advanced analysis techniques for cross-product coverage. In: Tenth IEEE International High-Level Design Validation and Test Workshop 2005, 229\u2013236 (2005)","DOI":"10.1109\/HLDVT.2005.1568842"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Benjamin, M., Geist, D., Hartman, A., Wolfsthal, Y., Mas, G., Smeets, R.: A study in coverage-driven test generation. In: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), pp. 970\u2013975 (1999)","DOI":"10.1145\/309847.310108"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"Braun, M., Fine, S., Ziv, A.: Enhancing the efficiency of Bayesian network based coverage directed test generation. In: Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940), pp. 75\u201380 (2004)","DOI":"10.1109\/HLDVT.2004.1431241"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"Braun, M., Rosenstiel, W., Schubert, K.-D.: Comparison of Bayesian networks and data mining for coverage directed verification category simulation-based verification. In: Eighth IEEE International High-Level Design Validation and Test Workshop, pp. 91\u201395 (2003)","DOI":"10.1109\/HLDVT.2003.1252480"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Castro, C.I., Romero, E.L., Strum, M., Chau, W.J.: Automatic generation of random stimuli sources based on Parameter Domains for functional verification. In: 2008 IEEE Dallas Circuits and Systems Workshop: System-on-Chip - Design, Applications, Integration, and Software, pp. 1\u20134 (2008)","DOI":"10.1109\/DCAS.2008.4695923"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Cheng, A.-C., Yen, C.-C., Jo, J.-Y.: A formal method to improve SystemVerilog functional coverage. In:2012 IEEE International High Level Design Validation and Test Workshop (HLDVT), pp. 56\u201363 (2012)","DOI":"10.1109\/HLDVT.2012.6418243"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Cox, H.: Differential coverage: : automating coverage analysis. In: 2021 14th IEEE Conference on Software Testing, Verification and Validation (ICST), pp. 424\u2013429 (2021)","DOI":"10.1109\/ICST49551.2021.00054"},{"key":"22_CR10","first-page":"99","volume":"24","author":"M-C Cristescu","year":"2021","unstructured":"Cristescu, M.-C.: Machine learning techniques for improving the performance metrics of functional verification. Sci. Technol. 24, 99\u2013116 (2021)","journal-title":"Sci. Technol."},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Cristescu, M.-C., Ciupitu, D.: Stimuli redundancy reduction for nonlinear functional verification coverage models using artificial neural networks. In: 2021 International Semiconductor Conference (CAS), pp. 217\u2013220 (2021)","DOI":"10.1109\/CAS52836.2021.9604141"},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"Dinu, A., Ogrutan, P.L.: Opportunities of using artificial intelligence in hardware verification. In: 2019 IEEE 25th International Symposium for Design and Technology in Electronic Packaging (SIITME), pp. 224\u2013227 (2019)","DOI":"10.1109\/SIITME47687.2019.8990751"},{"issue":"5","key":"22_CR13","doi-asserted-by":"publisher","first-page":"691","DOI":"10.3390\/mi13050691","volume":"13","author":"A Dinu","year":"2022","unstructured":"Dinu, A., Danciu, G.M., Petre, L.O.: Cost-efficient approaches for fulfillment of functional coverage during verification of digital designs. Micromachines 13(5), 691 (2022)","journal-title":"Micromachines"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Fajcik, M., Smrz, P., Zachariasova, M.: Automation of processor verification using recurrent neural networks. In: 2017 18th International Workshop on Microprocessor and SOC Test and Verification (MTV), pp. 15\u201320 (2017)","DOI":"10.1109\/MTV.2017.15"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Gal, R., Haber, E., Irwin, B., Mouallem, M., Saleh, B., Ziv, A.: Using deep neural networks and derivative free optimization to accelerate coverage closure. In: 2021 ACM\/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), pp. 1\u20136 (2021)","DOI":"10.1109\/MLCAD52597.2021.9531234"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"Gal, R., Haber, E., Ziv, A.: Using DNNs and smart sampling for coverage closure acceleration. In: 2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD), pp. 15\u201320 (2020)","DOI":"10.1145\/3380446.3430627"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"Gaur, P., Rout, S.S., Deb, S.: Efficient hardware verification using machine learning approach. In: 2019 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), pp. 168\u2013171 (2019)","DOI":"10.1109\/iSES47678.2019.00045"},{"key":"22_CR18","doi-asserted-by":"crossref","unstructured":"Girden, E.R.: ANOVA: repeated measures. Number\u00a084. Sage (1992)","DOI":"10.4135\/9781412983419"},{"key":"22_CR19","doi-asserted-by":"crossref","unstructured":"Gluska, A.: Practical methods in coverage-oriented verification of the Merom microprocessor. In: 2006 43rd ACM\/IEEE Design Automation Conference, pp. 332\u2013337 (2006)","DOI":"10.1109\/DAC.2006.229280"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Gogri, S., Tyagi, A., Quinn, M., Hu, J.: Transaction level stimulus optimization in functional verification using machine learning predictors. In: 2022 23rd International Symposium on Quality Electronic Design (ISQED), pp. 71\u201376 (2022)","DOI":"10.1109\/ISQED54688.2022.9806210"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"Haedicke, F., Gro\u00dfe, D., Drechsler, R.: A guiding coverage metric for formal verification. In: 2012 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 617\u2013622 (2012)","DOI":"10.1109\/DATE.2012.6176546"},{"key":"22_CR22","doi-asserted-by":"crossref","unstructured":"Henry, S., Regmi, N.: How to close coverage 10x faster using portable stimulus standard - a case study. In: 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV), pp. 28\u201330 (2018)","DOI":"10.1109\/MTV.2018.00015"},{"key":"22_CR23","doi-asserted-by":"crossref","unstructured":"Hitron, T., Orlev, Y., Wald, I., Shamir, A., Erel, H., Zuckerman, O.: Can children understand machine learning concepts? The effect of uncovering black boxes. In: Proceedings of the 2019 CHI Conference on Human Factors in Computing Systems, CHI 2019, pp. 1\u201311, New York, NY, USA, 2019. Association for Computing Machinery (2019)","DOI":"10.1145\/3290605.3300645"},{"key":"22_CR24","doi-asserted-by":"crossref","unstructured":"Hsueh, H., Eder, K.: Test directive generation for functional coverage closure using inductive logic programming. In: 2006 IEEE International High Level Design Validation and Test Workshop, pp. 11\u201318 (2006)","DOI":"10.1109\/HLDVT.2006.320005"},{"key":"22_CR25","doi-asserted-by":"crossref","unstructured":"Ismail, K.A., El\u00a0Ghany, M.A.M.: High performance machine learning models for functional verification of hardware designs. In: 2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES), pp. 15\u201318 (2021)","DOI":"10.1109\/NILES53778.2021.9600502"},{"issue":"21","key":"22_CR26","doi-asserted-by":"publisher","first-page":"2688","DOI":"10.3390\/electronics10212688","volume":"10","author":"KA Ismail","year":"2021","unstructured":"Ismail, K.A., Abd, M.A., Ghany, E.: Survey on machine learning algorithms enhancing the functional verification process. Electronics 10(21), 2688 (2021)","journal-title":"Electronics"},{"key":"22_CR27","doi-asserted-by":"crossref","unstructured":"Jain, P., Shah, M.V., Patel, B.: Automated verification system for functional coverage extraction. In: 2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA), pp. 1870\u20131875 (2018)","DOI":"10.1109\/ICECA.2018.8474836"},{"key":"22_CR28","doi-asserted-by":"crossref","unstructured":"Jammigumpula, M.K., Shah, P.K.: Unified coverage driven mechanism for speeding up verification convergence. In: 2020 IEEE International Conference for Innovation in Technology (INOCON), pp. 1\u20138 (2020)","DOI":"10.1109\/INOCON50539.2020.9298442"},{"key":"22_CR29","doi-asserted-by":"crossref","unstructured":"Jenihhin, M., Raik, J., Chepurov, A., Reinsalu, U., Ubar, R.: High-level decision diagrams based coverage metrics for verification and test. In: 2009 10th Latin American Test Workshop, pp. 1\u20136 (2009)","DOI":"10.1109\/LATW.2009.4813792"},{"key":"22_CR30","doi-asserted-by":"crossref","unstructured":"Jerinic, V., Langer, J., Heinkel, U., Muller, D.: New methods and coverage metrics for functional verification. In: Proceedings of the Design Automation \u2018I &\u2019 Test in Europe Conference, vol.\u00a01, pp. 1\u20136 (2006)","DOI":"10.1109\/DATE.2006.243901"},{"key":"22_CR31","doi-asserted-by":"crossref","unstructured":"Wang, J., Liu, Z., Wang, S., Liu, Y., Li, Y., Yang, H.: Coverage-directed stimulus generation using a genetic algorithm. In: 2013 International SoC Design Conference (ISOCC), pp. 298\u2013301 (2013)","DOI":"10.1109\/ISOCC.2013.6864032"},{"key":"22_CR32","doi-asserted-by":"crossref","unstructured":"Lachish, O., Marcus, E., Ur, S., Ziv, A.: Hole analysis for functional coverage data. In: Proceedings 2002 Design Automation Conference (IEEE Cat. No. 02CH37324), pp. 807\u2013812 (2002)","DOI":"10.1109\/DAC.2002.1012733"},{"key":"22_CR33","doi-asserted-by":"crossref","unstructured":"Laeufer, K., Koenig, J., Kim, D., Bachrach, J., Sen, K.: RFUZZ: coverage-directed fuzz testing of RTL on FPGAs. In: 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138 (2018)","DOI":"10.1145\/3240765.3240842"},{"key":"22_CR34","doi-asserted-by":"crossref","unstructured":"Lahbib, Y., Missaoui, O., Hechkel, M., Lahbib, D., Mohamed-Yosri, B., Tourki, R.: Verification flow optimization using an automatic coverage driven testing policy. In: International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006, pp. 94\u201399 (2006)","DOI":"10.1109\/DTIS.2006.1708699"},{"key":"22_CR35","doi-asserted-by":"crossref","unstructured":"Langer, J., Heinkel, U., Jerinic, V., Muller, D.: Improved coverage driven verification and corner case analysis using decision diagrams. In: 2006 International Symposium on Communications and Information Technologies, pp. 1179\u20131184 (2006)","DOI":"10.1109\/ISCIT.2006.339966"},{"key":"22_CR36","doi-asserted-by":"crossref","unstructured":"Li, T., Zou, H., Luo, D., Qu, W.: Symbolic simulation enhanced coverage-directed fuzz testing of RTL design. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2021)","DOI":"10.1109\/ISCAS51556.2021.9401267"},{"issue":"5","key":"22_CR37","doi-asserted-by":"publisher","first-page":"790","DOI":"10.1109\/TCAD.2011.2177461","volume":"31","author":"L Liu","year":"2012","unstructured":"Liu, L., Sheridan, D., Tuohy, W., Vasudevan, S.: A technique for test coverage closure using GoldMine. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(5), 790\u2013803 (2012)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"22_CR38","unstructured":"Mathews, P.G.: Design of Experiments with MINITAB. American Society for Quality (ASQ) (2005)"},{"key":"22_CR39","unstructured":"Min, B.E.: Register-transfer-level design verification: coverage and acceleration, journal=ProQuest Dissertations and Theses. Ph.D. thesis, 2001. Copyright - Database copyright ProQuest LLC; ProQuest does not claim copyright in the individual underlying works; Last updated - 2022-02-09 (2022)"},{"key":"22_CR40","unstructured":"Montgomery, D.C.: Design and Analysis of Experiments, 8th edn. Wiley (2013)"},{"key":"22_CR41","doi-asserted-by":"crossref","unstructured":"Muhammed, N., Hussein, N., Salah, K., Khan, A.: Assertion and coverage driven test generation tool for RTL designs. In: 2020 11th IEEE Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON), pp. 0913\u20130916 (2020)","DOI":"10.1109\/UEMCON51285.2020.9298118"},{"key":"22_CR42","doi-asserted-by":"crossref","unstructured":"Nativ, G., Mittennaier, S., Ur, S., Ziv, A.: Cost evaluation of coverage directed test generation for the IBM mainframe. In: Proceedings International Test Conference 2001 (Cat. No.01CH37260), pp. 793\u2013802 (2001)","DOI":"10.1109\/TEST.2001.966701"},{"key":"22_CR43","doi-asserted-by":"crossref","unstructured":"Ip, C.N.: Simulation coverage enhancement using test stimulus transformation. In: IEEE\/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE\/ACM Digest of Technical Papers (Cat. No. 00CH37140), pp. 127\u2013133 (2000)","DOI":"10.1109\/ICCAD.2000.896462"},{"key":"22_CR44","doi-asserted-by":"crossref","unstructured":"Pixley, C., et al.: Commercial design verification: methodology and tools. In: Proceedings International Test Conference 1996. Test and Design Validity, pp. 839\u2013848 (1996)","DOI":"10.1109\/TEST.1996.557145"},{"key":"22_CR45","doi-asserted-by":"crossref","unstructured":"Pointner, S., Grimmer, A., Wille, R.: Exact stimuli minimization for simulation-based verification. In: 2019 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2019)","DOI":"10.1109\/ISCAS.2019.8702140"},{"key":"22_CR46","doi-asserted-by":"crossref","unstructured":"Pointner, S., Wille, R.: Did we test enough? Functional coverage for post-silicon validation. In: 2019 IEEE International Test Conference in Asia (ITC-Asia), pp. 31\u201336 (2019)","DOI":"10.1109\/ITC-Asia.2019.00019"},{"issue":"6","key":"22_CR47","doi-asserted-by":"publisher","first-page":"579","DOI":"10.1016\/j.micpro.2011.06.005","volume":"35","author":"S Saponara","year":"2011","unstructured":"Saponara, S., Fanucci, L., Coppola, M.: Design and coverage-driven verification of a novel network-interface IP macrocell for network-on-chip interconnects. Microprocess. Microsyst. 35(6), 579\u2013592 (2011)","journal-title":"Microprocess. Microsyst."},{"key":"22_CR48","doi-asserted-by":"crossref","unstructured":"Schmidt, J., Bruning, U.: openhmc - a configurable open-source hybrid memory cube controller. In: 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20136 (2015)","DOI":"10.1109\/ReConFig.2015.7393331"},{"key":"22_CR49","doi-asserted-by":"crossref","unstructured":"Simkov\u00e1, M., Kot\u00e1sek, Z.: Automation and optimization of coverage-driven verification. In: 2015 Euromicro Conference on Digital System Design, pp. 87\u201394 (2015)","DOI":"10.1109\/DSD.2015.34"},{"key":"22_CR50","doi-asserted-by":"crossref","unstructured":"Tasiran, S., Fallah, F., Chinnery, D.G., Weber, S.J., Keutzer, K.: A functional validation technique: biased-random simulation guided by observability-based coverage. In: Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001, pp. 82\u201388 (2001)","DOI":"10.1109\/ICCD.2001.955007"},{"issue":"4","key":"22_CR51","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/54.936247","volume":"18","author":"S Tasiran","year":"2001","unstructured":"Tasiran, S., Keutzer, K.: Coverage metrics for functional validation of hardware designs. IEEE Des. Test Comput. 18(4), 36\u201345 (2001)","journal-title":"IEEE Des. Test Comput."},{"key":"22_CR52","doi-asserted-by":"crossref","unstructured":"Thalaimalai\u00a0Vanaraj, A., Raj, M., Gopalakrishnan, L.: Functional verification closure using Optimal Test scenarios for Digital designs. In: 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), pp. 535\u2013538 (2020)","DOI":"10.1109\/ICSSIT48917.2020.9214097"},{"key":"22_CR53","unstructured":"Wang, L.-T., Chang, Y.-W., Cheng, K.-T.: 8.1.1 logic simulation. In: Electronic Design Automation - Synthesis, Verification, and Test, pp. 451. Elsevier (2009)"},{"key":"22_CR54","doi-asserted-by":"crossref","unstructured":"Yang, S., Wille, R., Gro\u00dfe, D., Drechsler, R.: Minimal stimuli generation in simulation-based verification. In: 2013 Euromicro Conference on Digital System Design, pp. 439\u2013444 (2013)","DOI":"10.1109\/DSD.2013.55"},{"key":"22_CR55","doi-asserted-by":"crossref","unstructured":"Yehia, A.: Faster coverage closure: runtime guidance of Constrained Random stimuli by collected. In: 2013 Saudi International Electronics, Communications and Photonics Conference, pp. 1\u20136 (2013)","DOI":"10.1109\/SIECPC.2013.6551001"}],"container-title":["Lecture Notes in Networks and Systems","Advances in Information and Communication"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-53960-2_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T17:28:46Z","timestamp":1731605326000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-53960-2_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031539596","9783031539602"],"references-count":55,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-53960-2_22","relation":{},"ISSN":["2367-3370","2367-3389"],"issn-type":[{"type":"print","value":"2367-3370"},{"type":"electronic","value":"2367-3389"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"21 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"FICC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Future of Information and Communication Conference","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Berlin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 April 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 April 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ficc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/saiconference.com\/FICC","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}