{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:50:50Z","timestamp":1743000650636,"version":"3.40.3"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031556722"},{"type":"electronic","value":"9783031556739"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-55673-9_14","type":"book-chapter","created":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:02:15Z","timestamp":1710198135000},"page":"193-209","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of\u00a0Process Variation Within Clock Regions of\u00a0AMD-Xilinx UltraScale+ Devices"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3312-714X","authenticated-orcid":false,"given":"Bardia","family":"Babaei","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2568-4432","authenticated-orcid":false,"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,10]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, K., Nassif, S.: Characterizing process variation in nanometer CMOS. In: Proceedings of the 44th Annual Design Automation Conference, DAC 2007, pp. 396\u2013399. Association for Computing Machinery, New York (2007)","DOI":"10.1109\/DAC.2007.375195"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Babaei, B., Koch, D.: Precise characterizing of FPGAs in production systems. In: 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL), pp. 464\u2013465 (2022)","DOI":"10.1109\/FPL57034.2022.00080"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Babaei, B., Koch, D.: Tunable fine-grained clock phase-shifting for FPGAs. In: 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL), pp. 384\u2013390 (2022)","DOI":"10.1109\/FPL57034.2022.00064"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Baravelli, E., Dixit, A., Rooyackers, R., Jurczak, M., Speciale, N., Meyer, K.D.: Impact of line-edge roughness on FinFET matching performance. IEEE Trans. Electron Devices 54, 2466\u20132474 (2007). https:\/\/api.semanticscholar.org\/CorpusID:25864162","DOI":"10.1109\/TED.2007.902166"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Dargar, S.K., Srivastava, V.M.: Performance analysis of 10 nm FinFET with scaled fin-dimension and oxide thickness. In: 2019 International Conference on Automation, Computational and Technology Management (ICACTM), pp. 1\u20135 (2019)","DOI":"10.1109\/ICACTM.2019.8776710"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"La, T.M., Matas, K., Grunchevski, N., Pham, K.D., Koch, D.: FPGADefender: malicious self-oscillator scanning for Xilinx UltraScale+ FPGAs. ACM Trans. Reconfigurable Technol. Syst. 13(3) (2020)","DOI":"10.1145\/3402937"},{"issue":"7","key":"14_CR7","doi-asserted-by":"publisher","first-page":"1049","DOI":"10.1109\/TC.2019.2898833","volume":"68","author":"K Maragos","year":"2019","unstructured":"Maragos, K., Lentaris, G., Soudris, D.: In-the-field mitigation of process variability for improved FPGA performance. IEEE Trans. Comput. 68(7), 1049\u20131063 (2019)","journal-title":"IEEE Trans. Comput."},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Maragos, K., Lentaris, G., Soudris, D., Siozios, K., Pavlidis, V.F.: Application performance improvement by exploiting process variability on FPGA devices. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 452\u2013457 (2017)","DOI":"10.23919\/DATE.2017.7927032"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Maragos, K., Taka, E., Lentaris, G., Stratakos, I., Soudris, D.: Analysis of performance variation in 16nm FinFET FPGA devices. In: 2019 29th International Conference on Field Programmable Logic and Applications (FPL), pp. 38\u201344. IEEE (2019)","DOI":"10.1109\/FPL.2019.00016"},{"issue":"6","key":"14_CR10","doi-asserted-by":"publisher","first-page":"663","DOI":"10.1109\/LED.2014.2313916","volume":"35","author":"SM Nawaz","year":"2014","unstructured":"Nawaz, S.M., Dutta, S., Chattopadhyay, A., Mallik, A.: Comparison of random dopant and gate-metal workfunction variability between junctionless and conventional FinFETs. IEEE Electron Device Lett. 35(6), 663\u2013665 (2014)","journal-title":"IEEE Electron Device Lett."},{"key":"14_CR11","unstructured":"RapidWright: Xilinx Architecture Terminology. Accessed 08 Nov 2023"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Sedcole, P., Cheung, P.Y.: Within-die delay variability in 90nm FPGAs and beyond. In: 2006 IEEE International Conference on Field Programmable Technology, pp. 97\u2013104. IEEE (2006)","DOI":"10.1109\/FPT.2006.270300"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Tuan, T., Lesea, A., Kingsley, C., Trimberger, S.: Analysis of within-die process variation in 65nm FPGAs. In: 2011 12th International Symposium on Quality Electronic Design, pp. 1\u20135. IEEE (2011)","DOI":"10.1109\/ISQED.2011.5770808"},{"key":"14_CR14","unstructured":"Xilinx Inc.: UltraScale Architecture Configurable Logic Block User Guide (UG574) (2017)"},{"key":"14_CR15","unstructured":"Xilinx Inc.: UltraScale Architecture Clocking Resources User Guide (UG572) (2023)"},{"key":"14_CR16","unstructured":"Xilinx Inc.: Vivado Design Suite Properties Reference Guide (UG912) (2023)"},{"key":"14_CR17","unstructured":"Xilinx Inc.: Vivado Design Suite User Guide: Implementation (UG904) (2023)"},{"key":"14_CR18","unstructured":"Xilinx Inc.: Vivado Design Suite User Guide: Using Constraints (UG903) (2023)"},{"issue":"1","key":"14_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3491236","volume":"15","author":"Y Zhou","year":"2021","unstructured":"Zhou, Y., Maidee, P., Lavin, C., Kaviani, A., Stroobandt, D.: Rwroute: an open-source timing-driven router for commercial FPGAS. ACM Trans. Reconfigurable Technol. Syst. 15(1), 1\u201327 (2021)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-55673-9_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:03:44Z","timestamp":1710198224000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-55673-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031556722","9783031556739"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-55673-9_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"10 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Aveiro","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 March 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 March 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2024.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"67% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}