{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T17:28:46Z","timestamp":1761154126776,"version":"3.40.3"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031556722"},{"type":"electronic","value":"9783031556739"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-55673-9_19","type":"book-chapter","created":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:02:15Z","timestamp":1710198135000},"page":"267-281","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Flexible Mixed-Mesh FPGA Cluster Architecture for\u00a0High Speed Computing"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6311-3251","authenticated-orcid":false,"given":"Sergio","family":"Pertuz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6100-955X","authenticated-orcid":false,"given":"Cornelia","family":"Wulf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5005-0928","authenticated-orcid":false,"given":"Najdet","family":"Charaf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lester","family":"Kalms","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2571-8441","authenticated-orcid":false,"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,3,10]]},"reference":[{"key":"19_CR1","unstructured":"Bai, X., Jiang, L., Dai, Q., Yang, J., Tan, J.: Acceleration of RSA processes based on hybrid ARM-FPGA cluster. In: 2017 IEEE Symposium on Computers and Communications (ISCC). IEEE, July 2017"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"Bozzoli, L., et al.: EuFRATE: European FPGA radiation-hardened architecture for telecommunications. In: 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1\u20136 (2023)","DOI":"10.23919\/DATE56975.2023.10137035"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Caulfield, A.M., et al.: A cloud-scale acceleration architecture. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, October 2016","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Ewais, M., Vega, J.C., Leon-Garcia, A., Chow, P.: A framework integrating FPGAs in VNF networks. In: 2021 12th International Conference on Network of the Future (NoF), pp. 1\u20139 (2021)","DOI":"10.1109\/NoF52522.2021.9609941"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Gandhare, S., Karthikeyan, B.: Survey on FPGA architecture and recent applications. In: 2019 International Conference on Vision Towards Emerging Trends in Communication and Networking (ViTECoN), pp. 1\u20134 (2019)","DOI":"10.1109\/ViTECoN.2019.8899550"},{"key":"19_CR6","unstructured":"Hern\u00e1ndez, M., Del Barrio, A.A., Botella, G.: An ultra low-cost cluster based on low-end FPGAs. In: Proceedings of the 50th Computer Simulation Conference. Society for Modeling and Simulation International (SCS) (2018)"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Hou, J., et al.: A case study of accelerating apache spark with FPGA. In: 2018 17th IEEE International Conference on Trust, Security and Privacy in Computing and Communications\/12th IEEE International Conference on Big Data Science and Engineering (TrustCom\/BigDataSE). IEEE, August 2018","DOI":"10.1109\/TrustCom\/BigDataSE.2018.00123"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Lin, Z., Chow, P.: ZCluster: a zynq-based hadoop cluster. In: 2013 International Conference on Field-Programmable Technology (FPT). IEEE, December 2013","DOI":"10.1109\/FPT.2013.6718411"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"Mondigo, A., Ueno, T., Tanaka, D., Sano, K., Yamamoto, S.: Design and scalability analysis of bandwidth-compressed stream computing with multiple FPGAs. In: 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE, July 2017","DOI":"10.1109\/ReCoSoC.2017.8016148"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Moorthy, P., Kapre, N.: Zedwulf: power-performance tradeoffs of a 32-node zynq SoC cluster. In: 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, May 2015","DOI":"10.1109\/FCCM.2015.37"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Nurvitadhi, E., et al.: Can FPGAs beat GPUs in accelerating next-generation deep neural networks? In: Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, February 2017","DOI":"10.1145\/3020078.3021740"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Osana, Y., Sakamoto, Y.: Performance evaluation of a CPU-FPGA hybrid cluster platform prototype. In: Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies. ACM, June 2017","DOI":"10.1145\/3120895.3120917"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"Salazar-Garc\u00eda, C., et al.: A custom interconnection multi-FPGA framework for distributed processing applications. In: 2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136 (2022)","DOI":"10.1109\/SBCCI55532.2022.9893238"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Salazar-Garcia, C., Garcia-Ramirez, R., Rimolo-Donadio, R., Strydis, C., Chacon-Rodriguez, A.: PlasticNet+: extending multi-FPGA interconnect architecture via gigabit transceivers. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, May 2021","DOI":"10.1109\/ISCAS51556.2021.9401058"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"Shen, Q.C., Zheng, J., Chow, P.: RIFL: a reliable link layer network protocol for FPGA-to-FPGA communication. In: The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, February 2021","DOI":"10.1145\/3431920.3439467"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"Takano, K., Oda, T., Ozaki, R., Uejima, A., Kohata, M.: Implementation of distributed processing using a PC-FPGA hybrid system. In: 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, December 2019","DOI":"10.1109\/ICFPT47387.2019.00074"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"Ueno, T., Miyajima, T., Mondigo, A., Sano, K.: Hybrid network utilization for efficient communication in a tightly coupled FPGA cluster. In: 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, December 2019","DOI":"10.1109\/ICFPT47387.2019.00068"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-55673-9_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:04:14Z","timestamp":1710198254000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-55673-9_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031556722","9783031556739"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-55673-9_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"10 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Aveiro","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 March 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 March 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2024.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"67% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}