{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:21:35Z","timestamp":1759332095933,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031556722"},{"type":"electronic","value":"9783031556739"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-55673-9_2","type":"book-chapter","created":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:02:15Z","timestamp":1710198135000},"page":"19-32","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Open-Source SpMV Multiplication Hardware Accelerator for\u00a0FPGA-Based HPC Systems"],"prefix":"10.1007","author":[{"given":"Panagiotis","family":"Mpakos","sequence":"first","affiliation":[]},{"given":"Ioanna","family":"Tasou","sequence":"additional","affiliation":[]},{"given":"Chloe","family":"Alverti","sequence":"additional","affiliation":[]},{"given":"Panagiotis","family":"Miliadis","sequence":"additional","affiliation":[]},{"given":"Pavlos","family":"Malakonakis","sequence":"additional","affiliation":[]},{"given":"Dimitris","family":"Theodoropoulos","sequence":"additional","affiliation":[]},{"given":"Georgios","family":"Goumas","sequence":"additional","affiliation":[]},{"given":"Dionisios N.","family":"Pnevmatikatos","sequence":"additional","affiliation":[]},{"given":"Nectarios","family":"Koziris","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,10]]},"reference":[{"key":"2_CR1","unstructured":"Attarde, S., Joshi, S., Deshpande, Y., Puranik, S., Patkar, S.: Double precision sparse matrix vector multiplication accelerator on FPGA. In: International Conference on Pervasive and Embedded Computing and Communication Systems, pp. 476\u2013484. IEEE (2021)"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Chen, X., Tan, H., Chen, Y., He, B., Wong, W.F., Chen, D.: ThunderGP: HLS-based graph processing framework on FPGAs. In: The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 69\u201380 (2021)","DOI":"10.1145\/3431920.3439290"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Du, Y., Hu, Y., Zhou, Z., Zhang, Z.: High-performance sparse linear algebra on HBM-equipped FPGAs using HLS: a case study on SPMV. In: Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 54\u201364 (2022)","DOI":"10.1145\/3490422.3502368"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Fowers, J., Ovtcharov, K., Strauss, K., Chung, E.S., Stitt, G.: A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication. In: FCCM 2014","DOI":"10.1109\/FCCM.2014.23"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Gautier, Q., Althoff, A., Meng, P., Kastner, R.: Spector: an OpenCL FPGA benchmark suite. In: FPT 2016","DOI":"10.1109\/FPT.2016.7929519"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Giefers, H., Staar, P., Bekas, C., Hagleitner, C.: Analyzing the energy-efficiency of sparse matrix multiplication on heterogeneous systems: a comparative study of GPU, Xeon Phi and FPGA. In: 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 46\u201356. IEEE (2016)","DOI":"10.1109\/ISPASS.2016.7482073"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Grigoras, P., Burovskiy, P., Hung, E., Luk, W.: Accelerating SpMV on FPGAs by compressing nonzero values. In: 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 64\u201367. IEEE (2015)","DOI":"10.1109\/FCCM.2015.30"},{"issue":"6","key":"2_CR8","doi-asserted-by":"publisher","first-page":"1272","DOI":"10.1109\/TCAD.2019.2912923","volume":"39","author":"M Hosseinabady","year":"2019","unstructured":"Hosseinabady, M., Nunez-Yanez, J.L.: A streaming dataflow engine for sparse matrix-vector multiplication using high-level synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(6), 1272\u20131285 (2019)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Hu, Y., Du, Y., Ustun, E., Zhang, Z.: GraphLily: accelerating graph linear algebra on HBM-equipped FPGAs. In: 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp. 1\u20139. IEEE (2021)","DOI":"10.1109\/ICCAD51958.2021.9643582"},{"key":"2_CR10","unstructured":"Intel Corporation: Intel math kernel library (2018). https:\/\/bit.ly\/intel_mkl. Version 2018.1"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Jain, A.K., Omidian, H., Fraisse, H., Benipal, M., Liu, L., Gaitonde, D.: A domain-specific architecture for accelerating sparse matrix vector multiplication on FPGAs. In: 2020 30th International Conference on Field-programmable Logic and Applications (FPL), pp. 127\u2013132. IEEE (2020)","DOI":"10.1109\/FPL50879.2020.00031"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Kestur, S., Davis, J.D., Chung, E.S.: Towards a universal FPGA matrix-vector multiplication architecture. In: 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, pp. 9\u201316. IEEE (2012)","DOI":"10.1109\/FCCM.2012.12"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Li, S., Liu, D., Liu, W.: Optimized data reuse via reordering for sparse matrix-vector multiplication on FPGAs. In: 2021 IEEE\/ACM International Conference on Computer Aided Design (ICCAD), pp. 1\u20139. IEEE (2021)","DOI":"10.1109\/ICCAD51958.2021.9643453"},{"key":"2_CR14","unstructured":"M3E: M3E matrix collection. https:\/\/bit.ly\/m3e_matrix_collection"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Mpakos, P., Papadopoulou, N., Alverti, C., Goumas, G., Koziris, N.: On the performance and energy efficiency of sparse matrix-vector multiplication on FPGAs. In: Parallel Computing: Technology Trends, pp. 624\u2013633. IOS Press (2020)","DOI":"10.3233\/APC200092"},{"key":"2_CR16","unstructured":"Oyarzun, G., Peyrolon, D., Alvarez, C., Martorell, X.: An FPGA cached sparse matrix vector product (SPMV) for unstructured computational fluid dynamics simulations. arXiv preprint arXiv:2107.12371 (2021)"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Song, L., Chi, Y., Guo, L., Cong, J.: Serpens: a high bandwidth memory based accelerator for general-purpose sparse matrix-vector multiplication. In: Proceedings of the 59th ACM\/IEEE Design Automation Conference, pp. 211\u2013216 (2022)","DOI":"10.1145\/3489517.3530420"},{"key":"2_CR18","unstructured":"Xilinx: Vitis sparse library. https:\/\/bit.ly\/vitis_sparse_library"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Shalabi, Y.H., Jain, R., Nagar, K.K., Bakos, J.D.: FPGA vs. GPU for sparse matrix vector multiply. In: 2009 International Conference on Field-Programmable Technology, pp. 255\u2013262. IEEE (2009)","DOI":"10.1109\/FPT.2009.5377620"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Zhuo, L., Prasanna, V.K.: Sparse matrix-vector multiplication on FPGAs. In: Proceedings of the 2005 ACM\/SIGDA 13th International Symposium on Field-Programmable Gate Arrays, pp. 63\u201374 (2005)","DOI":"10.1145\/1046192.1046202"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-55673-9_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:02:42Z","timestamp":1710198162000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-55673-9_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031556722","9783031556739"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-55673-9_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"10 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Aveiro","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 March 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 March 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2024.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"67% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}