{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:04:05Z","timestamp":1743041045301,"version":"3.40.3"},"publisher-location":"Cham","reference-count":34,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031556722"},{"type":"electronic","value":"9783031556739"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-55673-9_20","type":"book-chapter","created":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:02:15Z","timestamp":1710198135000},"page":"282-295","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Safety-Critical, RISC-V SoC Integrated and\u00a0ASIC-Ready Classic McEliece Accelerator"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1912-5092","authenticated-orcid":false,"given":"Vatistas","family":"Kostalabros","sequence":"first","affiliation":[]},{"given":"Jordi","family":"Ribes-Gonz\u00e1lez","sequence":"additional","affiliation":[]},{"given":"Oriol","family":"Farr\u00e0s","sequence":"additional","affiliation":[]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[]},{"given":"Carles","family":"Hernandez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,10]]},"reference":[{"key":"20_CR1","unstructured":"ISAR - Integration System for Automated Root filesystem generation. https:\/\/github.com\/siemens\/isar-riscv"},{"key":"20_CR2","unstructured":"Xilinx Virtex UltraScale+ FPGA VCU118 evaluation kit. https:\/\/www.xilinx.com\/products\/boards-and-kits\/vcu118.html"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Agrawal, R., Bu, L., Kinsy, M.A.: Quantum-proof lightweight McEliece cryptosystem co-processor design. In: 2020 IEEE 38th International Conference on Computer Design (ICCD), pp. 73\u201379. IEEE (2020)","DOI":"10.1109\/ICCD50377.2020.00029"},{"key":"20_CR4","unstructured":"Albrecht, M.R., et al.: Classic McEliece: conservative code-based cryptography (2020)"},{"key":"20_CR5","unstructured":"Basu, K., Soni, D., Nabeel, M., Karri, R.: NIST post-quantum cryptography-a hardware evaluation study. IACR Cryptol. ePrint Arch. (2019)"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Castelvecchi, D.: IBM\u2019s quantum cloud computer goes commercial. Nature News (2017)","DOI":"10.1038\/nature.2017.21585"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Chen, M.S., Chou, T.: Classic McEliece on the arm cortex-M4. IACR Trans. Cryptogr. Hardw. Embed. Syst., 125\u2013148 (2021)","DOI":"10.46586\/tches.v2021.i3.125-148"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Chen, P.J., et al.: Complete and improved FPGA implementation of classic McEliece. IACR Transactions on Cryptographic Hardware and Embedded Systems (2022)","DOI":"10.46586\/tches.v2022.i3.71-113"},{"issue":"1","key":"20_CR9","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/MSPEC.2023.10006669","volume":"60","author":"CQ Choi","year":"2023","unstructured":"Choi, C.Q.: IBM\u2019s quantum leap: the company will take quantum tech past the 1,000-qubit mark in 2023. IEEE Spectr. 60(1), 46\u201347 (2023)","journal-title":"IEEE Spectr."},{"key":"20_CR10","unstructured":"Chow, J., Dial, O., Gambetta, J.: IBM quantum breaks the 100-qubit processor barrier. IBM Research Blog (2021)"},{"key":"20_CR11","unstructured":"Crockett, E., Paquin, C., Stebila, D.: Prototyping post-quantum and hybrid key exchange and authentication in TLS and SSH (2019)"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Eisenbarth, T., G\u00fcneysu, T., Heyse, S., Paar, C.: MicroEliece: McEliece for embedded devices. In: International Workshop on Cryptographic Hardware and Embedded Systems (2009)","DOI":"10.1007\/978-3-642-04138-9_4"},{"key":"20_CR13","unstructured":"Gaisler, C.: NOEL-V Processor (2020). https:\/\/www.gaisler.com\/index.php\/products\/processors\/noel-v"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Ghosh, S.: On the implementation of McEliece with CCA2 indeterminacy by SHA-3. In: 2014 IEEE International Symposium on Circuits and Systems (ISCAS) (2014)","DOI":"10.1109\/ISCAS.2014.6865756"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Delvaux, J., Uhsadel, L., Verbauwhede, I.: A speed area optimized embedded co-processor for McEliece cryptosystem. In: 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors (2012)","DOI":"10.1109\/ASAP.2012.16"},{"key":"20_CR16","doi-asserted-by":"publisher","first-page":"1124","DOI":"10.1109\/TC.2012.271","volume":"63","author":"S Ghosh","year":"2012","unstructured":"Ghosh, S., Verbauwhede, I.: BLAKE-512-based 128-bit CCA2 secure timing attack resistant McEliece cryptoprocessor. IEEE Trans. Comput. 63, 1124\u20131133 (2012)","journal-title":"IEEE Trans. Comput."},{"key":"20_CR17","doi-asserted-by":"publisher","unstructured":"Hern\u00e1ndez, C., et al.: SELENE: self-monitored dependable platform for high-performance safety-critical systems. In: 23rd Euromicro Conference on Digital System Design, DSD 2020, Kranj, Slovenia, 26\u201328 August 2020, pp. 370\u2013377. IEEE (2020). https:\/\/doi.org\/10.1109\/DSD51259.2020.00066","DOI":"10.1109\/DSD51259.2020.00066"},{"key":"20_CR18","doi-asserted-by":"crossref","unstructured":"Heyse, S.: Low-Reiter: Niederreiter encryption scheme for embedded microcontrollers. In: International Workshop on Post-Quantum Cryptography (2010)","DOI":"10.1007\/978-3-642-12929-2_13"},{"key":"20_CR19","doi-asserted-by":"crossref","unstructured":"Heyse, S., G\u00fcneysu, T.: Towards one cycle per bit asymmetric encryption: Code-based cryptography on reconfigurable hardware. In: International Workshop on Cryptographic Hardware and Embedded Systems (2012)","DOI":"10.1007\/978-3-642-33027-8_20"},{"key":"20_CR20","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1007\/s13389-013-0056-4","volume":"3","author":"S Heyse","year":"2013","unstructured":"Heyse, S., G\u00fcneysu, T.: Code-based cryptography on reconfigurable hardware: tweaking Niederreiter encryption for performance. J. Cryptogr. Eng. 3, 29\u201343 (2013)","journal-title":"J. Cryptogr. Eng."},{"key":"20_CR21","doi-asserted-by":"crossref","unstructured":"H\u00fclsing, A., Ning, K.C., Schwabe, P., Weber, F., Zimmermann, P.R.: Post-quantum wireguard (2020)","DOI":"10.1109\/SP40001.2021.00030"},{"key":"20_CR22","doi-asserted-by":"crossref","unstructured":"Kostalabros, V., Ribes-Gonz\u00e1lez, J., Farr\u00e0s, O., Moret\u00f3, M., Hernandez, C.: HLS-based HW\/SW co-design of the post-quantum classic McEliece cryptosystem. In: 2021 31st International Conference on Field-Programmable Logic and Applications (FPL) (2021)","DOI":"10.1109\/FPL53798.2021.00017"},{"key":"20_CR23","doi-asserted-by":"crossref","unstructured":"L\u00f3pez-Garc\u00eda, M., Cant\u00f3-Navarro, E.: Hardware-software implementation of a McEliece cryptosystem for post-quantum cryptography. In: Future of Information and Communication Conference (2020)","DOI":"10.1007\/978-3-030-39442-4_60"},{"key":"20_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2736284","volume":"14","author":"PMC Massolino","year":"2015","unstructured":"Massolino, P.M.C., Barreto, P.S., Ruggiero, W.V.: Optimized and scalable co-processor for McEliece with binary Goppa codes. ACM Trans. Embed. Comput. Syst. (TECS) 14, 1\u201332 (2015)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"20_CR25","unstructured":"Maurich, I.v., Heberle, L., G\u00fcneysu, T.: IND-CCA secure hybrid encryption from QC-MDPC Niederreiter. In: Post-Quantum Cryptography (2016)"},{"key":"20_CR26","first-page":"114","volume":"4244","author":"RJ McEliece","year":"1978","unstructured":"McEliece, R.J.: A public-key cryptosystem based on algebraic coding theory. Coding Thv 4244, 114\u2013116 (1978)","journal-title":"Coding Thv"},{"issue":"2","key":"20_CR27","first-page":"157","volume":"15","author":"H Niederreiter","year":"1986","unstructured":"Niederreiter, H.: Knapsack-type cryptosystems and algebraic coding theory. Prob. Contr. Inform. Theory 15(2), 157\u2013166 (1986)","journal-title":"Prob. Contr. Inform. Theory"},{"key":"20_CR28","doi-asserted-by":"crossref","unstructured":"Pircher, S., Geier, J., Zeh, A., Mueller-Gritschneder, D.: Exploring the RISC-V vector extension for the classic McEliece post-quantum cryptosystem. In: 2021 22nd International Symposium on Quality Electronic Design (ISQED) (2021)","DOI":"10.1109\/ISQED51717.2021.9424273"},{"key":"20_CR29","unstructured":"Resch, S., Karpuzcu, U.R.: Quantum computing: an overview across the system stack. arXiv preprint arXiv:1905.07240 (2019)"},{"key":"20_CR30","doi-asserted-by":"crossref","unstructured":"Roth, J., Karatsiolis, E., Kr\u00e4mer, J.: Classic McEliece implementation with low memory footprint. In: International Conference on Smart Card Research and Advanced Applications (2020)","DOI":"10.1007\/978-3-030-68487-7_3"},{"key":"20_CR31","doi-asserted-by":"crossref","unstructured":"Shoufan, A., Wink, T., Molter, G., Huss, S., Strentzke, F.: A novel processor architecture for McEliece cryptosystem and FPGA platforms. In: 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) (2009)","DOI":"10.1109\/ASAP.2009.29"},{"key":"20_CR32","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/978-3-642-12368-9_4","volume-title":"Information Security Theory and Practices. Security and Privacy of Pervasive Systems and Smart Devices","author":"F Strenzke","year":"2010","unstructured":"Strenzke, F.: A smart card implementation of the McEliece PKC. In: Samarati, P., Tunstall, M., Posegga, J., Markantonakis, K., Sauveron, D. (eds.) WISTP 2010. LNCS, vol. 6033, pp. 47\u201359. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-12368-9_4"},{"key":"20_CR33","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1007\/978-3-319-66787-4_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2017","author":"W Wang","year":"2017","unstructured":"Wang, W., Szefer, J., Niederhagen, R.: FPGA-based key generator for the Niederreiter cryptosystem using binary Goppa codes. In: Fischer, W., Homma, N. (eds.) CHES 2017. LNCS, vol. 10529, pp. 253\u2013274. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-66787-4_13"},{"key":"20_CR34","doi-asserted-by":"crossref","unstructured":"Wang, W., Szefer, J., Niederhagen, R.: FPGA-based Niederreiter cryptosystem using binary Goppa codes. In: International Conference on Post-Quantum Cryptography (2018)","DOI":"10.1145\/3194554.3194617"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-55673-9_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:04:23Z","timestamp":1710198263000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-55673-9_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031556722","9783031556739"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-55673-9_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"10 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Aveiro","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 March 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 March 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2024.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"67% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}