{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T10:45:33Z","timestamp":1766486733181,"version":"3.40.3"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031556722"},{"type":"electronic","value":"9783031556739"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-55673-9_4","type":"book-chapter","created":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:02:15Z","timestamp":1710198135000},"page":"48-62","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Reconfigurable Edge Hardware for\u00a0Intelligent IDS: Systematic Approach"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-3544-6536","authenticated-orcid":false,"given":"Wadid","family":"Foudhaili","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9680-6145","authenticated-orcid":false,"given":"Anouar","family":"Nechi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2354-1616","authenticated-orcid":false,"given":"Celine","family":"Thermann","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9126-0919","authenticated-orcid":false,"given":"Mohammad","family":"Al Johmani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9413-2078","authenticated-orcid":false,"given":"Rainer","family":"Buchty","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1911-756X","authenticated-orcid":false,"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7380-5270","authenticated-orcid":false,"given":"Saleh","family":"Mulhem","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,10]]},"reference":[{"issue":"4","key":"4_CR1","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2020.2996616","volume":"40","author":"A Amid","year":"2020","unstructured":"Amid, A., et al.: Chipyard: integrated design, simulation, and implementation framework for custom SoCS. IEEE Micro 40(4), 10\u201321 (2020). https:\/\/doi.org\/10.1109\/MM.2020.2996616","journal-title":"IEEE Micro"},{"key":"4_CR2","doi-asserted-by":"publisher","unstructured":"Amon, C., Shinder, T.W., Carasik-Henmi, A.: Introducing snort. In: The Best Damn Firewall Book Period, pp. 1183\u20131208. Syngress, Burlington (2003). https:\/\/doi.org\/10.1016\/B978-193183690-6\/50070-4","DOI":"10.1016\/B978-193183690-6\/50070-4"},{"key":"4_CR3","unstructured":"Asanovi\u0107, K., et al.: The rocket chip generator. Technical report, UCB\/EECS-2016-17, EECS Department, University of California, Berkeley, April 2016"},{"key":"4_CR4","doi-asserted-by":"publisher","unstructured":"Azad, T.B.: Locking down your XenApp server. In: Azad, T.B. (ed.) Securing Citrix Presentation Server in the Enterprise, pp. 487\u2013555. Syngress, Burlington (2008). https:\/\/doi.org\/10.1016\/B978-1-59749-281-2.00007-X","DOI":"10.1016\/B978-1-59749-281-2.00007-X"},{"key":"4_CR5","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1007\/s40031-020-00508-y","volume":"102","author":"P Babu","year":"2021","unstructured":"Babu, P., Parthasarathy, E.: Reconfigurable FPGA architectures: a survey and applications. J. Inst. Eng. Ser. B 102, 143\u2013156 (2021)","journal-title":"J. Inst. Eng. Ser. B"},{"key":"4_CR6","doi-asserted-by":"publisher","unstructured":"Blott, M., et al.: Evaluation of optimized CNNs on FPGA and Non-FPGA based accelerators using a novel benchmarking approach. In: Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2020, p. 317. Association for Computing Machinery, New York, NY, USA (2020). https:\/\/doi.org\/10.1145\/3373087.3375348","DOI":"10.1145\/3373087.3375348"},{"key":"4_CR7","doi-asserted-by":"publisher","unstructured":"Bouazzati, M.E., Tessier, R., Tanguy, P., Gogniat, G.: A lightweight intrusion detection system against IoT memory corruption attacks. In: 2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 118\u2013123 (2023). https:\/\/doi.org\/10.1109\/DDECS57882.2023.10139718","DOI":"10.1109\/DDECS57882.2023.10139718"},{"key":"4_CR8","unstructured":"Brewster, T.: How hacked cameras are helping launch the biggest attacks the internet has ever seen. Forbes (2016). https:\/\/www.forbes.com\/sites\/thomasbrewster\/2016\/09\/25\/brian-krebs-overwatch-ovh-smashed-by-largest-ddos-attacks-ever\/"},{"key":"4_CR9","doi-asserted-by":"publisher","unstructured":"Cai, B., Xie, S., Liang, Q., Lu, W.: Research on penetration testing of IoT gateway based on RISC-V. In: 2022 International Symposium on Advances in Informatics, Electronics and Education (ISAIEE), pp. 422\u2013425 (2022). https:\/\/doi.org\/10.1109\/ISAIEE57420.2022.00093","DOI":"10.1109\/ISAIEE57420.2022.00093"},{"key":"4_CR10","doi-asserted-by":"publisher","unstructured":"Chander, V.N., Varghese, K.: A soft RISC-V vector processor for edge-AI. In: 2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID), pp. 263\u2013268 (2022). https:\/\/doi.org\/10.1109\/VLSID2022.2022.00058","DOI":"10.1109\/VLSID2022.2022.00058"},{"issue":"10","key":"4_CR11","doi-asserted-by":"publisher","first-page":"2617","DOI":"10.1016\/j.cor.2004.03.019","volume":"32","author":"WH Chen","year":"2005","unstructured":"Chen, W.H., Hsu, S.H., Shen, H.P.: Application of SVM and ANN for intrusion detection. Comput. Oper. Res. 32(10), 2617\u20132634 (2005)","journal-title":"Comput. Oper. Res."},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Denning, D.E.: An intrusion-detection model. IEEE Trans. Softw. Eng. SE-13(2), 222\u2013232 (1987)","DOI":"10.1109\/TSE.1987.232894"},{"issue":"1","key":"4_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/s42400-021-00103-8","volume":"5","author":"RA Disha","year":"2022","unstructured":"Disha, R.A., Waheed, S.: Performance analysis of machine learning models for intrusion detection system using Gini impurity-based weighted random forest (GIWRF) feature selection technique. Cybersecurity 5(1), 1 (2022)","journal-title":"Cybersecurity"},{"key":"4_CR14","doi-asserted-by":"publisher","unstructured":"Hutchings, B., Franklin, R., Carver, D.: Assisting network intrusion detection with reconfigurable hardware. In: Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 111\u2013120 (2002). https:\/\/doi.org\/10.1109\/FPGA.2002.1106666","DOI":"10.1109\/FPGA.2002.1106666"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Ioannou, L., Fahmy, S.A.: Network intrusion detection using neural networks on FPGA SoCS. In: 2019 29th International Conference on Field Programmable Logic and Applications (FPL), pp. 232\u2013238. IEEE (2019)","DOI":"10.1109\/FPL.2019.00043"},{"key":"4_CR16","doi-asserted-by":"publisher","unstructured":"Kimura, Y., Ootsu, K., Tsuchiya, T., Yokota, T.: Development of RISC-V based soft-core processor with scalable vector extension for embedded system. In: Proceedings of the the 8th International Virtual Conference on Applied Computing & Information Technology, ACIT 2021, pp. 13\u201318. Association for Computing Machinery, New York, NY, USA (2021). https:\/\/doi.org\/10.1145\/3468081.3471061","DOI":"10.1145\/3468081.3471061"},{"issue":"18","key":"4_CR17","doi-asserted-by":"publisher","first-page":"13492","DOI":"10.1016\/j.eswa.2012.07.009","volume":"39","author":"L Koc","year":"2012","unstructured":"Koc, L., Mazzuchi, T.A., Sarkani, S.: A network intrusion detection system based on a hidden Na\u00efve Bayes multiclass classifier. Expert Syst. Appl. 39(18), 13492\u201313500 (2012)","journal-title":"Expert Syst. Appl."},{"key":"4_CR18","doi-asserted-by":"publisher","first-page":"779","DOI":"10.1016\/j.future.2019.05.041","volume":"100","author":"N Koroniotis","year":"2019","unstructured":"Koroniotis, N., Moustafa, N., Sitnikova, E., Turnbull, B.: Towards the development of realistic botnet dataset in the internet of things for network forensic analytics: Bot-IoT dataset. Futur. Gener. Comput. Syst. 100, 779\u2013796 (2019)","journal-title":"Futur. Gener. Comput. Syst."},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: Proceedings of the 2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays, pp. 21\u201330 (2006)","DOI":"10.1145\/1117201.1117205"},{"key":"4_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1007\/978-3-030-81645-2_9","volume-title":"Applied Cryptography and Network Security Workshops","author":"L Le Jeune","year":"2021","unstructured":"Le Jeune, L., Goedem\u00e9, T., Mentens, N.: Towards real-time deep learning-based network intrusion detection on FPGA. In: Zhou, J., et al. (eds.) ACNS 2021. LNCS, vol. 12809, pp. 133\u2013150. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-81645-2_9"},{"key":"4_CR21","doi-asserted-by":"publisher","unstructured":"Liang, Q., Xie, S., Cai, B.: Intelligent home IoT intrusion detection system based on RISC-V. In: 2023 IEEE 3rd International Conference on Power, Electronics and Computer Applications (ICPECA), pp. 296\u2013300 (2023). https:\/\/doi.org\/10.1109\/ICPECA56706.2023.10076248","DOI":"10.1109\/ICPECA56706.2023.10076248"},{"key":"4_CR22","doi-asserted-by":"publisher","unstructured":"Mishra, A.: Evaluating machine learning models, pp. 115\u2013132. John Wiley and Sons, Ltd. (2019). https:\/\/doi.org\/10.1002\/9781119556749.ch5","DOI":"10.1002\/9781119556749.ch5"},{"key":"4_CR23","doi-asserted-by":"publisher","unstructured":"Moustafa, N., Slay, J.: UNSW-NB15: a comprehensive data set for network intrusion detection systems (UNSW-NB15 network data set). In: 2015 Military Communications and Information Systems Conference (MilCIS), pp. 1\u20136 (2015). https:\/\/doi.org\/10.1109\/MilCIS.2015.7348942","DOI":"10.1109\/MilCIS.2015.7348942"},{"key":"4_CR24","unstructured":"M\u00fcller, A.C., Guido, S.: Introduction to Machine Learning with Python: A Guide for Data Scientists. O\u2019Reilly Media, Inc. (2016)"},{"key":"4_CR25","doi-asserted-by":"publisher","unstructured":"Nechi, A., Groth, L., Mulhem, S., Merchant, F., Buchty, R., Berekovic, M.: FPGA-based deep learning inference accelerators: where are we standing? ACM Trans. Reconfigurable Technol. Syst. 16(4) (2023). https:\/\/doi.org\/10.1145\/3613963","DOI":"10.1145\/3613963"},{"key":"4_CR26","series-title":"Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/978-3-030-34365-1_5","volume-title":"Context-Aware Systems and Applications, and Nature of Computation and Communication","author":"D-M Ngo","year":"2019","unstructured":"Ngo, D.-M., Tran-Thanh, B., Dang, T., Tran, T., Thinh, T.N., Pham-Quoc, C.: High-throughput machine learning approaches for network attacks detection on FPGA. In: Vinh, P.C., Rakib, A. (eds.) ICCASA\/ICTCC -2019. LNICST, vol. 298, pp. 47\u201360. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-34365-1_5"},{"key":"4_CR27","unstructured":"Node-RED: Low-code programming for event-driven applications (2021). https:\/\/nodered.org\/"},{"key":"4_CR28","unstructured":"QOSIENT, LLC: Argus (2023). https:\/\/openargus.org\/"},{"issue":"2","key":"4_CR29","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1016\/j.dcan.2019.08.006","volume":"6","author":"K Sha","year":"2020","unstructured":"Sha, K., Yang, T.A., Wei, W., Davari, S.: A survey of edge computing-based designs for IoT security. Digit. Commun. Netw. 6(2), 195\u2013202 (2020)","journal-title":"Digit. Commun. Netw."},{"key":"4_CR30","doi-asserted-by":"crossref","unstructured":"Sharafaldin, I., Lashkari, A.H., Ghorbani, A.A.: Toward generating a new intrusion detection dataset and intrusion traffic characterization. In: 4th International Conference on Information Systems Security and Privacy (ICISSP), Portugal (2018)","DOI":"10.5220\/0006639801080116"},{"key":"4_CR31","doi-asserted-by":"publisher","unstructured":"Umuroglu, Y., Akhauri, Y., Fraser, N.J., Blott, M.: LogicNets: co-designed neural networks and circuits for extreme-throughput applications. In: 2020 30th International Conference on Field-Programmable Logic and Applications (FPL), pp. 291\u2013297 (2020). https:\/\/doi.org\/10.1109\/FPL50879.2020.00055","DOI":"10.1109\/FPL50879.2020.00055"},{"issue":"4","key":"4_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2716260","volume":"47","author":"E Vasilomanolakis","year":"2015","unstructured":"Vasilomanolakis, E., Karuppayah, S., M\u00fchlh\u00e4user, M., Fischer, M.: Taxonomy and survey of collaborative intrusion detection. ACM Comput. Surv. (CSUR) 47(4), 1\u201333 (2015)","journal-title":"ACM Comput. Surv. (CSUR)"},{"key":"4_CR33","doi-asserted-by":"publisher","unstructured":"Wang, T., Wang, C., Zhou, X., Chen, H.: An overview of FPGA based deep learning accelerators: challenges and opportunities. In: 2019 IEEE 21st International Conference on High Performance Computing and Communications; IEEE 17th International Conference on Smart City; IEEE 5th International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS), pp. 1674\u20131681 (2019). https:\/\/doi.org\/10.1109\/HPCC\/SmartCity\/DSS.2019.00229","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2019.00229"},{"key":"4_CR34","unstructured":"Waterman, A.: Design of the RISC-V instruction set architecture. Ph.D. thesis, EECS Department, University of California, Berkeley, January 2016. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-1.html"},{"key":"4_CR35","doi-asserted-by":"publisher","unstructured":"Yiannacouras, P., Steffan, J.G., Rose, J.: VESPA: portable, scalable, and flexible FPGA-based vector processors. In: Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2008, pp. 61\u201370. Association for Computing Machinery, New York, NY, USA (2008). https:\/\/doi.org\/10.1145\/1450095.1450107","DOI":"10.1145\/1450095.1450107"},{"key":"4_CR36","doi-asserted-by":"publisher","unstructured":"Zhao, R.: NSL-KDD (2022). https:\/\/doi.org\/10.21227\/8rpg-qt98","DOI":"10.21227\/8rpg-qt98"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-55673-9_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:02:48Z","timestamp":1710198168000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-55673-9_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031556722","9783031556739"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-55673-9_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"10 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Aveiro","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 March 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 March 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2024.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"67% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}