{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:21:36Z","timestamp":1743135696465,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031569494"},{"type":"electronic","value":"9783031569500"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-56950-0_2","type":"book-chapter","created":{"date-parts":[[2024,3,28]],"date-time":"2024-03-28T03:01:57Z","timestamp":1711594917000},"page":"15-28","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["TNEST: Training Sparse Neural Network for\u00a0FPGA Based Edge Application"],"prefix":"10.1007","author":[{"given":"Rammi","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rupesh Raj","family":"Karn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jukka","family":"Heikkonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Kanth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,3,29]]},"reference":[{"key":"2_CR1","unstructured":"Banbury, C.R., et al.: Benchmarking tinyml systems: challenges and direction. arXiv preprint arXiv:2003.04821 (2020)"},{"key":"2_CR2","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1016\/j.neunet.2014.09.003","volume":"61","author":"J Schmidhuber","year":"2015","unstructured":"Schmidhuber, J.: Deep learning in neural networks: an overview. Neural Netw. 61, 85\u2013117 (2015)","journal-title":"Neural Netw."},{"issue":"4","key":"2_CR3","doi-asserted-by":"publisher","first-page":"216","DOI":"10.1038\/s41928-018-0059-3","volume":"1","author":"X Xu","year":"2018","unstructured":"Xu, X., et al.: Scaling for edge inference of deep neural networks. Nat. Electron. 1(4), 216\u2013222 (2018)","journal-title":"Nat. Electron."},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Yang, K., Shi, Y., Yu, W., Ding, Z.: Energy-efficient processing and robust wireless cooperative transmission for edge inference. IEEE Internet Things J. (2020)","DOI":"10.1109\/JIOT.2020.2979523"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Gomes, T., Pinto, S., Tavares, A., Cabral, J.: Towards an FPGA-based edge device for the internet of things. In: 2015 IEEE 20th Conference on Emerging Technologies and Factory Automation (ETFA). IEEE, pp. 1\u20134 (2015)","DOI":"10.1109\/ETFA.2015.7301601"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Maruyama, N., Ishihara, T., Yasuura, H.: An RTOS in hardware for energy efficient software-based TCP, IP processing. In: IEEE 8th Symposium on Application Specific Processors (SASP). IEEE 2010, pp. 58\u201363 (2010)","DOI":"10.1109\/SASP.2010.5521147"},{"issue":"7","key":"2_CR7","doi-asserted-by":"publisher","first-page":"2610","DOI":"10.1109\/TMC.2020.3041781","volume":"21","author":"C Xu","year":"2020","unstructured":"Xu, C., et al.: The case for FPGA-based edge computing. IEEE Trans. Mob. Comput. 21(7), 2610\u20132619 (2020)","journal-title":"IEEE Trans. Mob. Comput."},{"issue":"9","key":"2_CR8","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.3390\/electronics10091025","volume":"10","author":"R Wu","year":"2021","unstructured":"Wu, R., Guo, X., Du, J., Li, J.: Accelerating neural network inference on FPGA-based platforms - a survey. Electronics 10(9), 1025 (2021)","journal-title":"Electronics"},{"key":"2_CR9","unstructured":"Yi, Q., Sun, H., Fujita, M.: FPGA based accelerator for neural networks computation with flexible pipelining. arXiv preprint arXiv:2112.15443 (2021)"},{"issue":"1","key":"2_CR10","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1109\/TCSS.2021.3059318","volume":"9","author":"X Liu","year":"2021","unstructured":"Liu, X., et al.: Collaborative edge computing with FPGA-based CNN accelerators for energy-efficient and time-aware face tracking system. IEEE Trans. Comput. Soc. Syst. 9(1), 252\u2013266 (2021)","journal-title":"IEEE Trans. Comput. Soc. Syst."},{"issue":"6","key":"2_CR11","doi-asserted-by":"publisher","first-page":"1877","DOI":"10.3390\/s18061877","volume":"18","author":"A Rodr\u00edguez","year":"2018","unstructured":"Rodr\u00edguez, A., Valverde, J., Portilla, J., Otero, A., Riesgo, T., De la Torre, E.: FPGA-based high-performance embedded systems for adaptive edge computing in cyber-physical systems: the ARTICo$$^{3}$$ framework. Sensors 18(6), 1877 (2018)","journal-title":"Sensors"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Yang, Y., Zhan, J., Jiang, W., Jiang, Y., Yu, A.: Neural architecture search for resource constrained hardware devices: a survey. IET Cyber-Phys. Syst. Theory Appl. (2023)","DOI":"10.1049\/cps2.12058"},{"issue":"1","key":"2_CR13","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1109\/TNSE.2021.3054583","volume":"9","author":"B Lyu","year":"2021","unstructured":"Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-constrained neural architecture search on edge devices. IEEE Trans. Netw. Sci. Eng. 9(1), 134\u2013142 (2021)","journal-title":"IEEE Trans. Netw. Sci. Eng."},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Loni, M., Mousavi, H., Riazati, M., Daneshtalab, M., Sj\u00f6din, M.: TAS: ternarized neural architecture search for resource-constrained edge devices. In: Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE 2022, pp. 1115\u20131118 (2022)","DOI":"10.23919\/DATE54114.2022.9774615"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Sun, F., Qin, M., Zhang, T., Liu, L., Chen, Y.-K., Xie, Y.: Computation on sparse neural networks: an inspiration for future hardware. arXiv preprint arXiv:2004.11946 (2020)","DOI":"10.1109\/DAC18072.2020.9218645"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Yang, Y., Kuppannagari, S.R., Kannan, R., Prasanna, V.K.: FPGA accelerator for homomorphic encrypted sparse convolutional neural network inference. In: IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE 2022, pp. 1\u20139 (2022)","DOI":"10.1109\/FCCM53951.2022.9786115"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Ye, T., Kuppannagari, S.R., Kannan, R., Prasanna, V.K.: Performance modeling and FPGA acceleration of homomorphic encrypted convolution. In: 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). IEEE, pp. 115\u2013121 (2021)","DOI":"10.1109\/FPL53798.2021.00027"},{"issue":"8","key":"2_CR18","first-page":"1185","volume":"69","author":"F Turan","year":"2020","unstructured":"Turan, F., Roy, S.S., Verbauwhede, I.: Heaws: an accelerator for homomorphic encryption on the amazon AWS FPGA. IEEE Trans. Comput. 69(8), 1185\u20131196 (2020)","journal-title":"IEEE Trans. Comput."},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Marculescu, D., Stamoulis, D., Cai, E.: Hardware-aware machine learning: modeling and optimization. In: Proceedings of the International Conference on Computer-Aided Design, pp. 1\u20138 (2018)","DOI":"10.1145\/3240765.3243479"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Han, S., et al.: ESE: Efficient speech recognition engine with sparse LSTM on FPGA. In: Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 75\u201384 (2017)","DOI":"10.1145\/3020078.3021745"},{"key":"2_CR21","unstructured":"Bellec, G., Kappel, D., Maass, W., Legenstein, R.: Deep rewiring: training very sparse deep networks. arXiv preprint arXiv:1711.05136 (2017)"},{"key":"2_CR22","unstructured":"Przybus, B.: Xilinx redefines power, performance, and design productivity with three new 28 nm FPGA families: Virtex-7, kintex-7, and artix-7 devices. In: Xilinx White Paper (2010)"},{"key":"2_CR23","unstructured":"UNSW-NB15 Dataset Features and Size Description. https:\/\/www.unsw.adfa.edu.au\/australian-centre-for-cyber-security\/cybersecurity\/ADFA-NB15-Datasets\/. Accessed 16 Aug 2017"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Moustafa, N., Slay, J.: UNSW-NB15: a comprehensive dataset for network intrusion detection systems (UNSW-NB15 network dataset). In: Military Communications and Information Systems Conference (MilCIS), pp. 1\u20136. IEEE (2015)","DOI":"10.1109\/MilCIS.2015.7348942"},{"issue":"11","key":"2_CR25","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/5.726791","volume":"86","author":"Y LeCun","year":"1998","unstructured":"LeCun, Y., Bottou, L., Bengio, Y., Haffner, P.: Gradient-based learning applied to document recognition. Proc. IEEE 86(11), 2278\u20132324 (1998)","journal-title":"Proc. IEEE"},{"key":"2_CR26","unstructured":"Sparse neural network training mechanims. https:\/\/github.com\/rkarn\/Constrained-Neural-Network"}],"container-title":["Lecture Notes in Networks and Systems","Proceedings of the Second International Conference on Advances in Computing Research (ACR\u201924)"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-56950-0_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,28]],"date-time":"2024-03-28T03:09:30Z","timestamp":1711595370000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-56950-0_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031569494","9783031569500"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-56950-0_2","relation":{},"ISSN":["2367-3370","2367-3389"],"issn-type":[{"type":"print","value":"2367-3370"},{"type":"electronic","value":"2367-3389"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"29 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ACR","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Advances in Computing Research","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madrid","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 June 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 June 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"acr2023a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iicser.org\/ACR24","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}