{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:35:38Z","timestamp":1742913338939,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031628733"},{"type":"electronic","value":"9783031628740"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-62874-0_7","type":"book-chapter","created":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T07:02:17Z","timestamp":1718953337000},"page":"83-95","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Standalone Nested Loop Acceleration on\u00a0CGRAs for\u00a0Signal Processing Applications"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3826-3810","authenticated-orcid":false,"given":"Chilankamol","family":"Sunny","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7550-2641","authenticated-orcid":false,"given":"Satyajit","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8122-1192","authenticated-orcid":false,"given":"Kevin J. M.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7222-5271","authenticated-orcid":false,"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,6,22]]},"reference":[{"key":"7_CR1","doi-asserted-by":"publisher","unstructured":"Akbari, O., Kamal, M., Afzali-Kusha, A., Pedram, M., Shafique, M.: X-cgra: An energy-efficient approximate coarse-grained reconfigurable architecture. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39(10) (2019). https:\/\/doi.org\/10.1109\/TCAD.2019.2937738","DOI":"10.1109\/TCAD.2019.2937738"},{"key":"7_CR2","doi-asserted-by":"publisher","unstructured":"Dai, L., Wang, Y., Liu, C., Li, F., Li, H., Li, X.: Reexamining cgra memory sub-system for higher memory utilization and performance. In: 2022 IEEE 40th International Conference on Computer Design (ICCD). IEEE (2022).https:\/\/doi.org\/10.1109\/ICCD56317.2022.00017","DOI":"10.1109\/ICCD56317.2022.00017"},{"key":"7_CR3","doi-asserted-by":"publisher","unstructured":"Das, S., Martin, K.J., Coussy, P., Rossi, D., Benini, L.: Efficient mapping of cdfg onto coarse-grained reconfigurable array architectures. In: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE (2017).https:\/\/doi.org\/10.1109\/ASPDAC.2017.7858308","DOI":"10.1109\/ASPDAC.2017.7858308"},{"key":"7_CR4","doi-asserted-by":"publisher","unstructured":"Das, S., Martin, K.J., Rossi, D., Coussy, P., Benini, L.: An energy-efficient integrated programmable array accelerator and compilation flow for near-sensor ultralow power processing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 38(6) (2018).https:\/\/doi.org\/10.1109\/TCAD.2018.2834397","DOI":"10.1109\/TCAD.2018.2834397"},{"key":"7_CR5","doi-asserted-by":"publisher","unstructured":"Dave, S., Balasubramanian, M., Shrivastava, A.: Ramp: Resource-aware mapping for cgras. In: Proceedings of the 55th Annual Design Automation Conference (2018).https:\/\/doi.org\/10.1145\/3195970.3196101","DOI":"10.1145\/3195970.3196101"},{"key":"7_CR6","doi-asserted-by":"publisher","unstructured":"Dragomir, O.S., Stefanov, T., Bertels, K.: Loop unrolling and shifting for reconfigurable architectures. In: 2008 International Conference on Field Programmable Logic and Applications. IEEE (2008).https:\/\/doi.org\/10.1109\/FPL.2008.4629926","DOI":"10.1109\/FPL.2008.4629926"},{"key":"7_CR7","doi-asserted-by":"publisher","unstructured":"Gautschi, M., Schiavone, P.D., Traber, A., Loi, I., Pullini, A., Rossi, D., Flamand, E., G\u00fcrkaynak, F.K., Benini, L.: Near-threshold risc-v core with dsp extensions for scalable iot endpoint devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25(10) (2017).https:\/\/doi.org\/10.1109\/TVLSI.2017.2654506","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"7_CR8","doi-asserted-by":"publisher","unstructured":"Hamzeh, M., Shrivastava, A., Vrudhula, S.: Epimap: Using epimorphism to map applications on cgras. In: Proceedings of the 49th Annual Design Automation Conference (2012).https:\/\/doi.org\/10.1145\/2228360.2228600","DOI":"10.1145\/2228360.2228600"},{"key":"7_CR9","doi-asserted-by":"publisher","unstructured":"Hamzeh, M., Shrivastava, A., Vrudhula, S.: Regimap: Register-aware application mapping on coarse-grained reconfigurable architectures (cgras). In: Proceedings of the 50th Annual Design Automation Conference (2013).https:\/\/doi.org\/10.1145\/2463209.2488756","DOI":"10.1145\/2463209.2488756"},{"key":"7_CR10","doi-asserted-by":"publisher","unstructured":"Lee, J., Seo, S., Lee, H., Sim, H.U.: Flattening-based mapping of imperfect loop nests for cgras. In: Proceedings of the 2014 International Conference on Hardware\/Software Codesign and System Synthesis (2014).https:\/\/doi.org\/10.1145\/2656075.2656085","DOI":"10.1145\/2656075.2656085"},{"key":"7_CR11","doi-asserted-by":"publisher","unstructured":"Levi, G.: A note on the derivation of maximal common subgraphs of two directed or undirected graphs. Calcolo 9(4) (1973).https:\/\/doi.org\/10.1007\/BF02575586","DOI":"10.1007\/BF02575586"},{"key":"7_CR12","doi-asserted-by":"publisher","unstructured":"Liu, D., Yin, S., Liu, L., Wei, S.: Polyhedral model based mapping optimization of loop nests for cgras. In: Proceedings of the 50th Annual Design Automation Conference (2013).https:\/\/doi.org\/10.1145\/2463209.2488757","DOI":"10.1145\/2463209.2488757"},{"key":"7_CR13","doi-asserted-by":"publisher","unstructured":"Liu, L., Zhu, J., Li, Z., Lu, Y., Deng, Y., Han, J., Yin, S., Wei, S.: A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications. ACM Comput. Surv. 52(6) (Oct 2019).https:\/\/doi.org\/10.1145\/3357375","DOI":"10.1145\/3357375"},{"key":"7_CR14","doi-asserted-by":"publisher","unstructured":"Park, H., Fan, K., Mahlke, S.A., Oh, T., Kim, H., Kim, H.s.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: Proceedings of the 17th international conference on Parallel architectures and compilation techniques (2008).https:\/\/doi.org\/10.1145\/1454115.1454140","DOI":"10.1145\/1454115.1454140"},{"key":"7_CR15","unstructured":"Pouchet, L.N., Grauer-Gray, S.: Polybench: The polyhedral benchmark suite, 2012 (2012), http:\/\/www-roc.inria.fr\/~pouchet\/software\/polybench"},{"key":"7_CR16","doi-asserted-by":"publisher","unstructured":"Rau, B.R.: Iterative modulo scheduling: An algorithm for software pipelining loops. In: Proceedings of the 27th annual international symposium on Microarchitecture (1994).https:\/\/doi.org\/10.1145\/192724.192731","DOI":"10.1145\/192724.192731"},{"key":"7_CR17","doi-asserted-by":"publisher","unstructured":"Rau, B.R., Schlansker, M.S., Tirumalai, P.P.: Code generation schema for modulo scheduled loops. SIGMICRO Newsl. 23(1-2), 158-169 (dec 1992).https:\/\/doi.org\/10.1145\/144965.145795","DOI":"10.1145\/144965.145795"},{"key":"7_CR18","doi-asserted-by":"publisher","unstructured":"Tan, C., Xie, C., Li, A., Barker, K.J., Tumeo, A.: Opencgra: An open-source unified framework for modeling, testing, and evaluating cgras. In: 2020 IEEE 38th International Conference on Computer Design (ICCD). IEEE (2020).https:\/\/doi.org\/10.1109\/ICCD50377.2020.00070","DOI":"10.1109\/ICCD50377.2020.00070"},{"key":"7_CR19","doi-asserted-by":"publisher","unstructured":"Torng, C., Pan, P., Ou, Y., Tan, C., Batten, C.: Ultra-elastic cgras for irregular loop specialization. In: 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE (2021).https:\/\/doi.org\/10.1109\/HPCA51647.2021.00042","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"7_CR20","doi-asserted-by":"publisher","unstructured":"Wijerathne, D., Li, Z., Mitra, T.: Accelerating edge ai with morpher: An integrated design, compilation and simulation framework for cgras (2023).https:\/\/doi.org\/10.48550\/arXiv.2309.06127","DOI":"10.48550\/arXiv.2309.06127"},{"key":"7_CR21","doi-asserted-by":"publisher","unstructured":"Wijerathne, D., Li, Z., Pathania, A., Mitra, T., Thiele, L.: Himap: Fast and scalable high-quality mapping on cgra via hierarchical abstraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41(10) (2021).https:\/\/doi.org\/10.1109\/TCAD.2021.3132551","DOI":"10.1109\/TCAD.2021.3132551"}],"container-title":["Lecture Notes in Computer Science","Design and Architectures for Signal and Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-62874-0_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T07:02:51Z","timestamp":1718953371000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-62874-0_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031628733","9783031628740"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-62874-0_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"22 June 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DASIP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Design and Architecture for Signal and Image Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Munich","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 January 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 January 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"dasip2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}