{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:24:19Z","timestamp":1742912659826,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031661457"},{"type":"electronic","value":"9783031661464"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-66146-4_1","type":"book-chapter","created":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:02:49Z","timestamp":1722531769000},"page":"3-17","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["nAIxt: A Light-Weight Processor Architecture for\u00a0Efficient Computation of\u00a0Neuron Models"],"prefix":"10.1007","author":[{"given":"Kevin","family":"Kauth","sequence":"first","affiliation":[]},{"given":"Christian","family":"Lanius","sequence":"additional","affiliation":[]},{"given":"Tobias","family":"Gemmeke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,8,1]]},"reference":[{"issue":"4","key":"1_CR1","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2020.2996616","volume":"40","author":"A Amid","year":"2020","unstructured":"Amid, A., et al.: Chipyard: integrated design, simulation, and implementation framework for custom SoCs. IEEE Micro 40(4), 10\u201321 (2020). https:\/\/doi.org\/10.1109\/MM.2020.2996616","journal-title":"IEEE Micro"},{"issue":"4","key":"1_CR2","doi-asserted-by":"publisher","first-page":"970","DOI":"10.1016\/j.cell.2019.02.037","volume":"177","author":"AS Andalman","year":"2019","unstructured":"Andalman, A.S., et al.: Neuronal dynamics regulating brain and behavioral state transitions. Cell 177(4), 970\u2013985 (2019)","journal-title":"Cell"},{"key":"1_CR3","unstructured":"Asanovic, Ket\u00a0al.: The rocket chip generator. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17 4, 6\u20132 (2016)"},{"key":"1_CR4","doi-asserted-by":"publisher","first-page":"516","DOI":"10.3389\/fnins.2015.00516","volume":"9","author":"K Cheung","year":"2016","unstructured":"Cheung, K., Schultz, S.R., Luk, W.: NeuroFlow: a general purpose spiking neural network simulation platform using customizable processors. Front. Neurosci. 9, 516 (2016)","journal-title":"Front. Neurosci."},{"issue":"5","key":"1_CR5","doi-asserted-by":"publisher","first-page":"999","DOI":"10.1109\/TBCAS.2019.2928793","volume":"13","author":"C Frenkel","year":"2019","unstructured":"Frenkel, C., Legat, J.D., Bol, D.: MorphIC: a 65-nm 738k-Synapse\/mm2 quad-core binary-weight digital neuromorphic processor with stochastic spike-driven online learning. IEEE Trans. Biomed. Circuits Syst. 13(5), 999\u20131010 (2019)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"5","key":"1_CR6","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1109\/JPROC.2014.2304638","volume":"102","author":"SB Furber","year":"2014","unstructured":"Furber, S.B., Galluppi, F., Temple, S., Plana, L.A.: The SpiNNaker project. Proc. IEEE 102(5), 652\u2013665 (2014)","journal-title":"Proc. IEEE"},{"issue":"4","key":"1_CR7","doi-asserted-by":"publisher","first-page":"1430","DOI":"10.4249\/scholarpedia.1430","volume":"2","author":"MO Gewaltig","year":"2007","unstructured":"Gewaltig, M.O., Diesmann, M.: NEST (NEural Simulation Tool). Scholarpedia 2(4), 1430 (2007)","journal-title":"Scholarpedia"},{"key":"1_CR8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2021.728460","volume":"15","author":"A Heittmann","year":"2022","unstructured":"Heittmann, A., et al.: Simulating the cortical microcircuit significantly faster than real time on the IBM INC-3000 neural supercomputer. Front. Neurosci. 15, 728460 (2022)","journal-title":"Front. Neurosci."},{"key":"1_CR9","doi-asserted-by":"publisher","unstructured":"Kauth, K., Stadtmann, T., Brandhofer, R., Sobhani, V., Gemmeke, T.: Communication architecture enabling 100x accelerated simulation of biological neural networks. In: Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop, SLIP 2020. Association for Computing Machinery, New York (2020). https:\/\/doi.org\/10.1145\/3414622.3431909","DOI":"10.1145\/3414622.3431909"},{"key":"1_CR10","doi-asserted-by":"publisher","unstructured":"Kauth, K., Stadtmann, T., Sobhani, V., Gemmeke, T.: neuroAIx: FPGA cluster for reproducible and accelerated neuroscience simulations of SNNs. In: 2023 IEEE Nordic Circuits and Systems Conference (NorCAS), pp.\u00a01\u20137 (2023). https:\/\/doi.org\/10.1109\/NorCAS58970.2023.10305473","DOI":"10.1109\/NorCAS58970.2023.10305473"},{"key":"1_CR11","doi-asserted-by":"publisher","first-page":"941","DOI":"10.3389\/fnins.2018.00941","volume":"12","author":"JC Knight","year":"2018","unstructured":"Knight, J.C., Nowotny, T.: Gpus outperform current hpc and neuromorphic solutions in terms of speed and energy when simulating a highly-connected cortical model. Front. Neurosci. 12, 941 (2018)","journal-title":"Front. Neurosci."},{"issue":"3","key":"1_CR12","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1038\/s42256-022-00452-0","volume":"4","author":"D Kudithipudi","year":"2022","unstructured":"Kudithipudi, D., et al.: Biological underpinnings for lifelong learning machines. Nat. Mach. Intell. 4(3), 196\u2013210 (2022)","journal-title":"Nat. Mach. Intell."},{"issue":"7","key":"1_CR13","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1145\/960116.54022","volume":"23","author":"M Lam","year":"1988","unstructured":"Lam, M.: Software pipelining: an effective scheduling technique for VLIW machines. SIGPLAN Not. 23(7), 318\u2013328 (1988). https:\/\/doi.org\/10.1145\/960116.54022","journal-title":"SIGPLAN Not."},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Moore, S.W., Fox, P.J., Marsh, S.J., Markettos, A.T., Mujumdar, A.: Bluehive-a field-programable custom computing machine for extreme-scale real-time neural network simulation. In: 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, pp. 133\u2013140. IEEE (2012)","DOI":"10.1109\/FCCM.2012.32"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Orchard, G., et al.: Efficient neuromorphic signal processing with Loihi 2. In: 2021 IEEE Workshop on Signal Processing Systems (SiPS), pp. 254\u2013259. IEEE (2021)","DOI":"10.1109\/SiPS52927.2021.00053"},{"key":"1_CR16","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/2014.001.0001","volume-title":"Computational Explorations in Cognitive Neuroscience: Understanding the Mind by Simulating the Brain","author":"RC O\u2019reilly","year":"2000","unstructured":"O\u2019reilly, R.C., Munakata, Y.: Computational Explorations in Cognitive Neuroscience: Understanding the Mind by Simulating the Brain. MIT press, Cambridge (2000)"},{"issue":"10","key":"1_CR17","doi-asserted-by":"publisher","first-page":"805","DOI":"10.1038\/s41592-018-0109-9","volume":"15","author":"C Pandarinath","year":"2018","unstructured":"Pandarinath, C., et al.: Inferring single-trial neural population dynamics using sequential auto-encoders. Nat. Methods 15(10), 805\u2013815 (2018)","journal-title":"Nat. Methods"},{"key":"1_CR18","doi-asserted-by":"publisher","first-page":"90","DOI":"10.3389\/fnins.2017.00090","volume":"11","author":"D Pani","year":"2017","unstructured":"Pani, D., et al.: An FPGA platform for real-time simulation of spiking neuronal networks. Front. Neurosci. 11, 90 (2017)","journal-title":"Front. Neurosci."},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Park, J., Ha, S., Yu, T., Neftci, E., Cauwenberghs, G.: A 65k-neuron 73-Mevents\/s 22-pJ\/event asynchronous micro-pipelined integrate-and-fire array transceiver. In: IEEE Biomedical Circuits and Systems Conference (BioCAS), pp. 675\u2013678. IEEE (2014)","DOI":"10.1109\/BioCAS.2014.6981816"},{"issue":"4","key":"1_CR20","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1145\/1014192.802449","volume":"12","author":"BR Rau","year":"1981","unstructured":"Rau, B.R., Glaeser, C.D.: Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. ACM SIGMICRO Newsl. 12(4), 183\u2013198 (1981)","journal-title":"ACM SIGMICRO Newsl."},{"issue":"5\u20136","key":"1_CR21","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1007\/s004220050570","volume":"81","author":"S Rotter","year":"1999","unstructured":"Rotter, S., Diesmann, M.: Exact digital simulation of time-invariant linear systems with applications to neuronal modeling. Biol. Cybernet. 81(5\u20136), 381\u2013402 (1999)","journal-title":"Biol. Cybernet."},{"key":"1_CR22","doi-asserted-by":"publisher","DOI":"10.3389\/fninf.2022.884033","volume":"16","author":"G Trensch","year":"2022","unstructured":"Trensch, G., Morrison, A.: A system-on-chip based hybrid neuromorphic compute node architecture for reproducible hyper-real-time simulations of spiking neural networks. Front. Neuroinf. 16, 884033 (2022)","journal-title":"Front. Neuroinf."},{"issue":"46","key":"1_CR23","doi-asserted-by":"publisher","first-page":"10786","DOI":"10.1523\/JNEUROSCI.3508-05.2005","volume":"25","author":"TP Vogels","year":"2005","unstructured":"Vogels, T.P., Abbott, L.F.: Signal propagation and logic gating in networks of integrate-and-fire neurons. J. Neurosci. 25(46), 10786\u201310795 (2005)","journal-title":"J. Neurosci."},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Yeh, Z.W., et\u00a0al.: Poppins: a population-based digital spiking neuromorphic processor with integer quadratic integrate-and-fire neurons. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp.\u00a01\u20135 (2021)","DOI":"10.1109\/ISCAS51556.2021.9401426"},{"key":"1_CR25","doi-asserted-by":"crossref","unstructured":"Zaruba, F., Benini, L.: The cost of application-class processing: energy and performance analysis of a linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm fdsoi technology. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 27(11), 2629\u20132640 (2019)","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"1_CR26","unstructured":"Zhao, J., Korpan, B., Gonzalez, A., Asanovic, K.: Sonicboom: the 3rd generation berkeley out-of-order machine. In: Fourth Workshop on Computer Architecture Research with RISC-V, vol.\u00a05 (2020)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-66146-4_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:04:39Z","timestamp":1722531879000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-66146-4_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031661457","9783031661464"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-66146-4_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"1 August 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Potsdam","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 May 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 May 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"37","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}